

# dsPIC33 DSC Product Selection Guide


## Quick Reference Guide

Product Family	Maximum MHz	Program Flash Memory (KB)	RAM (KB)	Pin Count	Peripheral Function Focus																																								
					Integrated Analog				Waveform Control					Clocks and Timers		Safety and Monitoring					Communications				User Interface	Security				System Flexibility															
					ADC (resolution) <sup>1</sup>	DAC (resolution) <sup>2</sup>	HS Comp	OPA/PGA	SCCP	MCCP	PWM	MC PWM	SMPS PWM	IC and OC	PWM Resolution (ns)	16-bit/32-bit Timers	QEI	Flash Error Correction Code	RAM MBIST	WDT	DMT	CRC	Hardware Safety Features	Functional Safety - ISO 26262/ IEC 61508	IEC 60730 Class B Safety	USB	CAN/CAN FD	UART & LIN	I <sup>2</sup> C	SPI	I <sup>S</sup> M™	SENT	Capacitive Touch Sensing	CodeGuard™ Security - Secure Boot	Flash OTP by ICSP™ Write Inhibit	Integrated Secure Subsystem (HSM)	Embedded Security with ATECC608/TA100	Dual Partition Flash	CLC	PPS	PTG	DMA	DOZE, IDLE, SLEEP and PMD		
<b>dsPIC33CH Family - Dual Core (M - Main Core, S - Secondary Core) and dsPIC33CK Family - Single Core</b>																																													
<b>dsPIC33CH128MP5/20x Dual Core</b>	M: 90 S: 100	M: 64-128 S: 24	M: 16 S: 4	28-80	12	12	✓	✓	✓	✓	✓	✓	✓	0.25	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
<b>dsPIC33CH512MP5/20x Dual Core</b>	M: 90 S: 100	M: 256-512 S: 72	M: 32-48 S: 16	48-80	12	12	✓	✓	✓	✓	✓	✓	✓	0.25	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
<b>dsPIC33CK1024MP7xx</b>	100	256-1024	128	48-100	12	12	✓	✓	✓	✓	✓	✓	✓	0.25	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
<b>dsPIC33CK512MP6/30x</b>	100	256-512	64	48-80	12	12	✓	✓	✓	✓	✓	✓	✓	0.25	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
<b>dsPIC33CK512MPT608 Secure DSCs</b>	100	256-512	64	100	12	12	✓	✓	✓	✓	✓	✓	✓	0.25	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
<b>dsPIC33CK256MP5/20x</b>	100	64-256	24	28-80	12	12	✓	✓	✓	✓	✓	✓	✓	0.25	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
<b>dsPIC33CK256MC5/10x</b>	100	128-256	16-32	28-64	12	12	✓	✓	✓	✓	✓	✓	✓	2	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
<b>dsPIC33CK64MP10x</b>	100	32-64	8	28-48	12	12	✓	✓	✓	✓	✓	✓	✓	0.25	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
<b>dsPIC33CK64MC10x</b>	100	32-64	8	28-48	12	12	✓	✓	✓	✓	✓	✓	✓	2	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
<b>dsPIC33EV Family</b>																																													
<b>dsPIC33EVXXXGM00X<sup>SV</sup></b>	70	32-256	4-16	28-64	12	7	✓	✓	✓	✓	✓	✓	✓	7	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
<b>dsPIC33EVXXXGM10X<sup>SV</sup></b>	70	32-256	4-16	28-64	12	7	✓	✓	✓	✓	✓	✓	✓	7	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>Motor Control DSCs with Full-Bridge MOSFET Gate Drivers</b>																																													
<b>dsPIC33CDVL64MC106</b>	100	64	8	64	12	12	✓	✓	✓	✓	✓	✓	✓	2	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EDV64MC205</b>	70	64	8	52	12	4	✓	✓	✓	✓	✓	✓	✓	7,14	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EP Family</b>																																													
<b>dsPIC33EPXG52/50X</b>	70	16-64	2-8	28-64	12	12	✓	✓	✓	✓	✓	✓	✓	1	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EPXG80X</b>	70	64-128	8	28-80	12	12	✓	✓	✓	✓	✓	✓	✓	1	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EPXG50X</b>	70	32-512	4-48	28-64	12	4	✓	✓	✓	✓	✓	✓	✓	14	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EPXXMC20X</b>	70	32-256	4-48	28-64	12	4	✓	✓	✓	✓	✓	✓	✓	7	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EPXXMC50X</b>	70	32-512	4-48	28-64	12	4	✓	✓	✓	✓	✓	✓	✓	7	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EPXXGM3XX</b>	70	128-512	16-48	44-100	12	4	✓	✓	✓	✓	✓	✓	✓	7	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EPXXGM6/7XX</b>	70	128-512	16-48	44-100	12	4	✓	✓	✓	✓	✓	✓	✓	7	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EPXXMU8XX</b>	70	256-512	28-52	64-144	12	4	✓	✓	✓	✓	✓	✓	✓	7	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
<b>dsPIC33EP512GP806</b>	70	512	52	64	12	4	✓	✓	✓	✓	✓	✓	✓	14	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

1: dsPIC33 DSCs offer SAR ADC and high-speed ADC     2: dsPIC33 DSCs offer general-purpose DAC and audio DAC     3: Hardware Safety Features: L1: Includes WDT, oscillator fail-safe, illegal opcode detect, TRAP, reset trace, register lock, frequency check, CodeGuard™ security, PWM lock\*     L2: Includes features of L1 + CRC     L3: Includes features of L2 + Flash ECC and/or DMT     L4: Includes features of L3 + RAM MBIST     \*PWM lock available in devices with MC PWM/SMPS PWM peripheral (SV) dsPIC33 DSCs with 5V operating Voltage     Note: Similar family of devices with fewer variations are grouped with the same color coding



# dsPIC33 DSC Part Number Decoder



<b>INTEGRATED ANALOG: Sensor Interfacing and Signal Conditioning</b>	
<b>ADC: Analog-to-Digital Converter</b>	General-purpose ADC with up to 10-/12-bit resolution
<b>HS ADC: High-Speed Analog-to-Digital Converter</b>	High-speed SAR ADC with 12-bit resolution and sampling speed of 10 Msps
<b>DAC: Digital-to-Analog Converter</b>	General-purpose DAC with resolution up to 16-bit resolution
<b>ΔΣ DAC: Delta-Sigma Digital-to-Analog Converter</b>	Second-order digital bipolar, two output channel Delta-Sigma DAC with stereo operation support
<b>HS Comp: High-Speed Comparator</b>	General-purpose rail-to-rail comparator with <1 ns response time
<b>OPA/PGA: Operational Amplifier and Programmable Gain Amplifiers</b>	General-purpose op amp and PGAs for internal and external signal source conditioning
<b>WAVEFORM CONTROL: PWM Drive and Waveform Generation</b>	
<b>SCCP: Single Capture/Compare/PWM</b>	Multi-purpose 16-/32-bit input capture, output compare and PWM
<b>MCCP: Multiple Capture/Compare/PWM</b>	Multi-purpose 16-/32-bit input capture, output compare and PWM with up to six outputs and an extended range of output control features
<b>PWM: Pulse Width Modulation</b>	16-bit PWM with up to nine independent time bases
<b>MC PWM: Motor Control Pulse Width Modulation</b>	Motor control 16-bit PWM with multiple synchronized pulse-width modulation, up to six outputs with four duty cycle generators and resolution up to 1 ns
<b>SMPS PWM: Power Supply Pulse Width Modulation</b>	Power supply 16-bit PWM with multiple synchronized pulse-width modulation, up to eight outputs with four independent time bases and resolution up to 1 ns
<b>IC: Input Capture</b>	Input capture with an independent timer base to capture an external event
<b>OC: Output Compare</b>	Output compare with an independent time base to compare value with compare registers and generate a single output pulse, or a train of output pulses on a compare match event
<b>CLOCKS AND TIMERS: Signal Measurement with Timing and Counter Control</b>	
<b>16-/32-bit Timer</b>	General-purpose 16-/32-bit timer/counter with compare capability
<b>QEI: Quadrature Encoder Interface</b>	Quadrature encoder interface to increment encoders for obtaining mechanical position data
<b>SAFETY AND MONITORING: Hardware Monitoring and Fault Detection</b>	
<b>Flash ECC: Error Correction Code</b>	ECC detects the presence of single and double bit errors, and corrects single bit error automatically
<b>RAM MBIST: Memory Built-In Self-Test</b>	RAM MBIST tests for functional correctness of all memory locations
<b>WDT: Watch Dog Timer</b>	System supervisory circuit that generates a reset when software timing anomalies are detected within a configurable critical window
<b>DMT: Dead Man Timer</b>	System supervisory circuit that generates a reset when instruction sequence anomalies are detected within a configurable critical window
<b>CRC: Cyclical Redundancy Check with Memory Scan</b>	Automatically calculates CRC checksum of Program/DataEE memory for NVM integrity and a general-purpose 16-bit CRC for use with memory and communications data
<b>Hardware Safety Features</b>	Hardware Safety features include Flash error correction, RAM MBIST, backup system oscillator, WDT, DMT, CRC scan, etc.
<b>Functional Safety - ISO 26262/IEC 61508</b>	Functional Ready Devices are ideal for automotive and industrial safety applications requiring ISO 26262 (ASIL B/C) and IEC 61508 (SIL 2/3) safety compliance.
<b>IEC 60730 Class B Safety</b>	IEC 60730 Functional Safety Ready Devices offers Class B safety diagnostic libraries for designing household applications

<b>COMMUNICATIONS: General, Industrial, Lighting and Automotive</b>	
<b>USB OTG: Universal Serial Bus</b>	USB 2.0 full-speed (host and device), low-speed (host) and On-The-Go (OTG) support
<b>CAN/CAN FD: Controller Area Network</b>	Industrial- and automotive-centric communication bus
<b>UART: Universal Asynchronous Receiver Transceiver</b>	General-purpose full-duplex, 8-bit or 9-bit data serial communications with optional ISO 7816 Smart Card support
<b>LIN: Local Interconnect Network</b>	1. Industrial- and automotive-centric communication bus 2. Support for LIN when using the EUSART
<b>I<sup>2</sup>C: Inter-Integrated Circuit</b>	General purpose 2-wire inter IC serial interface for communicating with other peripherals or microcontroller devices
<b>SPI: Serial Peripheral Interface</b>	General-purpose 4-wire synchronous serial interface for communicating with other peripherals or microcontroller devices
<b>I<sup>2</sup>S: Data Converter Interface</b>	3-wire synchronous half duplex serial interface to handle the stereo data
<b>SENT: Single-Edge Nibble Transmission</b>	SENT is an unidirectional, single-wire serial communications protocol designed for point-to-point transmission of signal values
<b>USER INTERFACE: CAPACITIVE TOUCH SENSING</b>	
<b>Capacitive Touch Sensing</b>	Capacitive sensing for touch buttons, sliders and system measurement and deduction (e.g. water level, intrusion detection, etc)
<b>EMBEDDED SECURITY: Hardware Integrated Cryptographic Engine</b>	
<b>CodeGuard Security - Secure Boot</b>	Allows devices to configure the boot segment as a read-only section of memory to protect the bootloader from modification via remote digital attacks.
<b>Flash OTP by ICSP™ Write Inhibit</b>	Flash OTP by ICSP™ Write Inhibit enables Flash to be configured as One-Time Programmable (OTP) memory with the ability to write and read protect the Flash memory
<b>Integrated Secure Subsystem (HSM)</b>	Supports implementing secure boot, Message Authentication, trusted firmware updates, mutual node authentication and multiple key management protocols
<b>SYSTEM FLEXIBILITY: System Peripherals and Interconnects</b>	
<b>Dual Partition Flash</b>	Dual partition Flash operation, allowing the support of robust bootloader systems and fail-safe storage of application code, with options designed to enhance code security
<b>CLC: Configurable Logic Cell</b>	Integrated combinational and sequential logic with custom interconnection and re-routing of digital peripherals
<b>PPS: Peripheral Pin Select</b>	I/O pin remapping of digital peripherals for greater design flexibility and improved EMI board layout
<b>PTG: Peripheral Trigger Generator</b>	User-programmable sequencer, capable of generating complex trigger signal sequences to coordinate the operation of other peripherals
<b>DMA: Direct Memory Access</b>	Direct memory access for transfer of data between the CPU and its peripherals without CPU assistance
<b>DOZE, IDLE, SLEEP and PMD</b>	Low-power saving modes

Learn more about dsPIC33 DSCs at  
[www.microchip.com/dsPIC](http://www.microchip.com/dsPIC)