





#### LM5127-Q1

ZHCSMA4A - OCTOBER 2020 - REVISED DECEMBER 2020

# LM5127-Q1 2.2MHz 宽输入电压汽车前级多轨直流/直流

# 1 特性

- 符合面向汽车应用的 AEC-Q100 标准
- 温度等级 1:-40°C 至+125°C, T<sub>A</sub>
- 提供功能安全

**Texas** 

INSTRUMENTS

- 可帮助进行功能安全系统设计的文档
- 适合各种架构且可扩展
  - 三路输出同步控制器
  - 灵活的拓扑
    - CH1:升压/降压拓扑
    - CH2、CH3:两个单相降压/双相交错降压拓 扑
  - 每个通道配备使能引脚和 PGOOD 指示器
  - 可选低 lo 电池监测器
- 针对汽车类应用具有宽工作电压范围
  - 3.8V 至 42V 输入电压工作范围
  - BIAS 电压大于等于 3.8V 时最小升压输入为 0.8V
  - 升压输出电压:可调节至高达 42V
  - 降压输出电压:固定 3.3V 或 5V,或可调节 0.8V 至 42V
  - V<sub>SUPPLY</sub>>V<sub>LOAD</sub>(升压)时进行旁路操作
  - V<sub>SUPPLY</sub> ≈ V<sub>LOAD</sub>(降压)时进行 LDO 操作
- 最小电池消耗
  - 关断电流 ≤ 2.8 µ A
  - 自动转换至低 lo 睡眠模式
  - 睡眠模式下的电池消耗
    - 启用 3.3V 降压时, I<sub>Q</sub>≤ 14 µ A
    - 启用 3.3V 和 5V 降压时, I<sub>Q</sub>≤ 22 µ A
    - • 
       启用 3.3V 和 5V 降压和旁边路升压时, Io
       32 µ A
  - 使用强大的 5V 驱动器可实现高效率
  - 双输入 VCC 和 VDD 稳压器
- 经济高效的小尺寸解决方案
  - 最大开关频率: 2.2MHz
  - 内部自举二极管(升压)
  - 峰值电流限制保持恒定
  - 支持 DCR 电感器电流感应
  - 具有可湿性侧面的 QFN-48 封装
- 避免 AM 频带干扰和串扰
  - 可选的时钟同步
  - 开关频率范围为 100kHz 至 2.2MHz
  - 可选开关模式 (FPWM、二极管仿真和跳跃模 式)
- 降低 EMI
- 可选可编程扩展频谱
- 可编程性和灵活性
  - 可编程的唤醒和睡眠阈值

- 动态开关频率编程
- 可调软启动时间
- 使用 0.8V ±1% 基准电压时输出可调节
- 自适应死区时间控制
- 集成型保护特性
- 过流保护
  - 逐周期峰值电流限制
  - 可选断续模式保护(降压)
  - 可选闭锁模式保护(降压)
- 过压保护
- HB-SW 短路保护(升压)
- 热关断保护

# 2 应用

- 汽车信息娱乐系统/仪表组
- 汽车车身电子装置/照明
- 汽车 ADAS


# 3 说明

LM5127-Q1 是一款功能齐全、具有宽输入范围的三通 道直流/直流控制器,该控制器支持升压/降压的灵活拓 扑,采用峰值电流模式控制。该器件设计为集成单片解 决方案,适用于汽车信息娱乐、仪表组、车身控制以及 ADAS 系统中的前沿电源。(接下页)

器件信息

器件型号	<b>封装</b> <sup>(1)</sup>	封装尺寸(标称值)
LM5127-Q1	QFN (48)	7.00mm x 7.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



典型应用 ( 预升压 + 两个降压 )





# **Table of Contents**

1	特性1	
2	应用1	
3	说明1	
4	Revision History2	2
5	Description (continued)2	2
	Pin Configuration and Functions	
7	Specifications6	
	7.1 Absolute Maximum Ratings6	
	7.2 ESD Ratings 6	
	7.3 Recommended Operating Conditions7	
	7.4 Thermal Information7	
	7.5 Electrical Characteristics8	
	7.6 Typical Characteristics12	
8	Detailed Description15	5
	8.1 Overview15	
	8.2 Functional Block Diagram16	
	8.3 Feature Description17	
	8.4 Device Functional Modes	5

9 Application and Implementation	44
9.1 Application Information	44
9.2 Typical Application	
9.3 System Examples	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	<mark>52</mark>
12 Device and Documentation Support	
12.1 Device Support	
12.2 Documentation Support	
12.3 接收文档更新通知	
12.4 支持资源	
12.5 Trademarks	
12.6 静电放电警告	
12.7 术语表	
13 Mechanical, Packaging, and Orderable Information	54
mormauon	

# **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision * (October 2020) to Revision A (December 2020)	Page
•	将器件状态从 "预告信息" 更改为 "量产数据"	1

# **5** Description (continued)

The input voltage range covers both of automotive cold-cranking and load dump scenarios. The switching frequency is dynamically programmed in the range of 100 kHz to 2.2 MHz with an external resistor. Switching at 2.2 MHz minimizes AM band interference and allows for a small solution size and fast transient response.

The device features a low shutdown  $I_Q$  and an ultra-low  $I_Q$  sleep mode, which minimizes battery drain at no/light load condition and eliminates the need for an additional low  $I_Q$  LDO regulator as the CAN supply during standby.


The device includes flexible topology channels that support boost or SEPIC, and two independent single-phase bucks or a dual-phase buck to serve as a high current automotive processor supply. In boost mode, the device supports bypass operation which eliminates the need for an external bypass switch. In buck mode, the device supports low dropout operation to minimize dropout voltage. The battery monitor detects low battery voltage and signals when a backup process should start.

Minimal power dissipation is realized with a low current limit threshold and the use of an external VCC supply. The device has built-in protection features such as peak current limit which is constant over VIN, optional hiccup mode overload protection, overvoltage protection, and thermal shutdown.

External clock synchronization, programmable spread spectrum switching frequency, as well as a leadless package with minimal parasitics help to reduce EMI and avoid cross talk. Additional features include FPWM, DCR sensing, programmable soft start, a precision reference, and power-good indicators.



# **6** Pin Configuration and Functions





#### 表 6-1. Pin Functions

PIN			DESCRIPTION		
NO.	NAME	P         Supply voltage input to the VCC regulator. Connect a 1- μ F local BIAS capacitor from pin to ground.           Device configuration (boost or buck, single-phase or dual-phase) and switching model			
39	AGND	G	Analog ground pin. Connect to the analog ground plane through a wide and short path.		
30	BIAS	Р	Supply voltage input to the VCC regulator. Connect a 1- $\mu$ F local BIAS capacitor from the pin to ground.		
31	CFG/MODE	I	Device configuration (boost or buck, single-phase or dual-phase) and switching mode (FPWM or Skip mode) selection pin. Diode emulation mode is enabled by connecting 57.6 k $\Omega$ between SS and AGND in FPWM mode.		
4	COMP1				
15	COMP2	0			
34	COMP3				



# 表 6-1. Pin Functions (continued)

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME		DESCRIPTION
6	CSA1		
17	CSA2	1	
32	CSA3		
5	CSB1/VOUT1		Current sense amplifier input pin. In boost configuration, the pin works as a positive input
16	CSB2/VOUT2		voltage for fixed output voltage options. VDDX is an optional input for the VDD supply. If
33	CSB3/VOUT3/VDDX		the VOU13 regulation target is 3.3 V and the device is in deep sleep mode, VDDX is internally connected to VDD when VDD is less than 3.4 V (typical).
48	DIS/BMOUT	0	When CH1 is configured as a pre-boost, the DIS pin works as a resistor divider disconnection pin. The pin is pulled low when at least one channel is in active mode. In order to minimize leak current through the resistor dividers, the pin opens during shutdown and during deep sleep mode when all enabled channels are in sleep, SLEEP1 > 1.02 V and SENSE1 > 6.0 V. When CH1 is configured as a buck, the pin works as a battery monitor output. The pin is pulled low when BMIN_FIX is less than 5.7 V or BMIN_PRG is less than 1.0 V. The pin opens when BMIN_FIX is greater than 6.0 V.
44	EN1	_	Enable nin If EN is less than 0.4, the channel is in chutdown made. The nin must be
43	EN2	I	raised above 2.0 V to enable the channel. Connect to BIAS if not used.
42	EN3		
3	FB1/VOSEL1		Error amplifier negative feedback input or fixed output voltage selection pin. In buck
14	FB2/VOSEL2		
35	FB3/VOSEL3		target. In boost configuration, always connect feedback resistors to the pin to program the output regulation target.
8	HB1		High-side driver supply for bootstrap gate drive. In boost configuration, boot diode is
20	HB2	P	
29	HB3		HB to VCC directly for non-synchronous boost operation.
10	HO1		
22	HO2	0	
27	HO3	Imput pin. In black configuration, the pin works as a positive input pin.           Current sense amplifier input pin. In boost configuration, the pin works as a positive input pin and senplin. In black configuration, the pin works as a negative input pin and senplin. The buck configuration target is 3.3 V and the device is in deep sleep more internally connected to VDD when VDD is less than 3.4 V (typical).           When CH1 is configured as a pre-boost, the DIS pin works as a resistor disconnection pin. The pin is pulled low when all enabled channels are in order to minimize leak current through the resistor dividers, the pin oper other when all or the pin other and the divider of the pin struction.           O         shutdown and during deep sleep mode when all enabled channels are in > 1.02 V and SENSE1 > 6.0 V. When CH1 is configured as a buck, the pi battery monitor output. The pin is pulled low when BMIN_FIX is less than BMIN_PRG is less than 1.0 V. The pin opens when BMIN_FIX is less than BMIN_PRG is less than 1.0 V. The pin opens when BMIN_FIX is less than a BMIN_PRG is less than 1.0 V. The pin opens when BMIN_FIX is less than configuration, connect the pin to AGND for a 3.3-V output, connect the pin signal divide and the output regulation target.           I         Enror amplifier negative feedback input or fixed output voltage selection configuration, negative feedback resistors to the pin to program the output regulation target.           I         VCC in buck topology. Connect a 0.1-1 µ F capacitor between the pin and HB to VCC directly for non-synchronous boost operation.           P         High-side gate driver output. Connect directly to the gate of the N-channel MOS short, low inductance path.           O         Low-side gate driver output. Con	
12	LO1		
24	LO2	0	
25	LO3		
11	PGND1		
23	PGND2	G	
26	PGND3	raised above 2.0 V to enable the channel. Connect to BIAS if not used.         Fraised above 2.0 V to enable the channel. Connect to BIAS if not used.         Error amplifier negative feedback input or fixed output voltage selection pin. In buc configuration, connect the pin to AGND for a 3.3-V output, connect the pin to VDD 5-V output, or connect feedback resistors to the pin to program the output regulation target. In boost configuration, always connect feedback resistors to the pin to program the output regulation target.         P       High-side driver supply for bootstrap gate drive. In boost configuration, boot diode internally connected from VCC to the pin. Connect external boot diode from the pin VCC in buck topology. Connect a 0.1- μ F capacitor between the pin and SW. Conr HB to VCC directly for non-synchronous boost operation.         O       High-side gate driver output. Connect to the gate of the N-channel MOSFET throug short, low inductance path.         O       Low-side gate driver output. Connect directly to the gate of the N-channel MOSFET throug short, low inductance path.         G       Power ground pin. Connect directly to the source of the N-channel MOSFET throug short, low inductance path.         G       Power-good indicator with open-drain output. In buck configuration, the pin is pulle when VOUT is out of the regulation target.         Restart timer pin. A capacitor between RES and AGND determines the time the ch remains off before automatically restarting in hiccup mode. If the pin is connected to AGND, the channel never restarts after the hiccup mode off-time until EN is toggle of the pin is connected to VDD during initial power-on, the hiccup mode fault counter	
47	PGOOD1		Power-good indicator with open-drain output. In buck configuration, the pin is pulled low
46	PGOOD2	0	when VOUT is out of the regulation window. In boost configuration, the pin is pulled low
45	PGOOD3		when VOUT is less than the regulation target.
40	RES	0	Restart timer pin. A capacitor between RES and AGND determines the time the channel remains off before automatically restarting in hiccup mode. If the pin is connected to AGND, the channel never restarts after the hiccup mode off-time until EN is toggled. If the pin is connected to VDD during initial power-on, the hiccup mode fault counter is disabled and the device operates with non-hiccup mode cycle-by-cycle current limit. The fault counter of each channel operates independently. One channel can operate in normal mode while the other is in hiccup mode overload protection.
38	RT	I/O	Switching frequency setting pin. If no external clock is applied to SYNC, the switching frequency is programmed by a single resistor between RT and AGND.
7	SENSE1/BMIN_FIX	I	When CH1 is configured as a synchronous boost, SENSE1 senses the output voltage. The pin should be connected to the drain connection of the high side MOSFET as close as possible in boost configuration. When CH1 is configured as a buck, BMIN_FIX works as a fixed threshold battery monitor input pin.



### 表 6-1. Pin Functions (continued)

	PIN		DESCRIPTION
NO.	NAME		DESCRIPTION
1	SLEEP1/BMIN_PRG	I	When CH1 is configured as a boost, it is allowed to enter sleep mode when SLEEP1 is greater than 1.0 V. When CH1 is configured as a buck, BMIN_PRG works as a programmable threshold battery monitor input pin.
2	SS1		Soft-start time programming pin. The device forces diode emulation during soft-start time.
13	SS2	I/O	By connecting 57.6 k $\Omega$ to ground in FPWM mode, the device works in diode emulation
36	SS3		without entering sleep mode. Switching stops when SS is grounded.
9	SW1		Switching node. Connect directly to the source of the high-side MOSFET and the drain of
21	SW2	P	the low-side MOSFET through a short, low inductance path. Connect SW to PGND
28	SW3	I       greater than 1.0 V. When CH1 is configured as a buck, BMIN_PRG works as a programmable threshold battery monitor input pin.         I/O       Soft-start time programming pin. The device forces diode emulation during soft-start time programming pin. The device forces diode emulation during soft-start without entering sleep mode. Switching stops when SS is grounded.         P       Switching node. Connect directly to the source of the high-side MOSFET and the the low-side MOSFET through a short, low inductance path. Connect SW to PGN directly for non-synchronous boost operation.         L       External synchronization clock input or dithering frequency programming pin. The oscillator can be synchronized to an external clock during the operation. If VCC_I 2.0 V, the device holds the VCC pin voltage higher than VCC UVLO threshold wh EN pins are grounded, which helps to restart switching immediately without reconfiguration. If a capacitor is connected between the pin and AGND, dithering enabled. In this mode, the capacitor is charged and discharged with a 20- µ A cur source/sink. As the voltage on the pin ramps up and down, the oscillator frequence modulated between - 7% and +7% of the nominal frequency set by the RT resist Dithering can be disabled during the operation by pulling down the pin to ground. Connect the pin to AGND if the pin is not used.         P       VCC bias supply pin. Connect a 10- µ F VCC capacitor between the pin and PGND. If is unused, the pin must be connected to ground.         P       VDD bias supply pin. Connect a 0.1- µ F VDD capacitor between the pin and AGND. If is unused, the pin must be connected to ground.	directly for non-synchronous boost operation.
41	SYNC/DITHER / VCC_HOLD	I/O	reconfiguration. If a capacitor is connected between the pin and AGND, dithering is enabled. In this mode, the capacitor is charged and discharged with a 20- $\mu$ A current source/sink. As the voltage on the pin ramps up and down, the oscillator frequency is modulated between - 7% and +7% of the nominal frequency set by the RT resistor. Dithering can be disabled during the operation by pulling down the pin to ground.
19	VCC	Р	VCC bias supply pin. Connect a 10- $\mu$ F VCC capacitor between the pin and power ground.
18	VCCX	Р	Optional input for an external VCC supply. If VCCX > 4.5 V, VCCX is internally connected to VCC. Connect a 0.47- $\mu$ F local VCCX capacitor between the pin and PGND. If VCCX is unused, the pin must be connected to ground.
37	VDD	Р	VDD bias supply pin. Connect a 0.1- $\mu$ F VDD capacitor between the pin and AGND.
-	EP		Exposed pad of the package. EP is internally connected to AGND. EP must be soldered to the large analog ground plane to reduce thermal resistance.

(1) G = Ground, I = Input, O = Output, P = Power



# 7 Specifications

### 7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range<sup>(1)</sup>

		MIN	MAX	UNIT
	BIAS, SENSE1 to AGND	- 0.3	50	
	DIS, FB1, SLEEP1 to AGND	- 0.3	SENSE1+0.3	
	ENx to AGND	- 0.3	BIAS+0.3	
	VCCX to AGND	- 0.3	5.8 <sup>(2)</sup>	
	SWx to AGND (50ns)	- 1		
	HBx to AGND	- 0.3	50	
Input <sup>(4)</sup>	HBx to SWx	- 0.3	5.8 <sup>(2)</sup>	V
	HB1 to BIAS		40	
	CSBx to AGND	- 0.3	50	
	CSAx to CSBx	- 0.3	0.3	
	CFG, FB2, FB3 to AGND	- 0.3	5.5	
	SYNC, RES, RT to AGND	- 0.3	VDD+0.3	
	PGNDx to AGND	- 0.3	0.3	
	HOx to SWx (50ns)	- 1		
Output <sup>(4)</sup>	LOx to PGND (50ns)	- 1		V
Output	VCC, VDD to AGND	- 0.3	5.8 <sup>(2)</sup>	v
	PGOODx <sup>(5)</sup> , SSx, COMPx to AGND	- 0.3	5.5	
Junction temperature, T <sub>J</sub> <sup>(3)</sup>		- 40	150	°C
Storage temp	perature, T <sub>STG</sub>	- 55	150	U

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Operating lifetime is de-rated when the pin voltage is greater than 5.5V.

(3) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

- (4) It is not allowed to apply an external voltage to the COMPx, SSx, RT, CFG, LOx, HOx pins.
- (5) The maximum current sink is limited to 1 mA when  $V_{PGOOD} > V_{BIAS}$

# 7.2 ESD Ratings

				VALUE	UNIT
	Electrostatic	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2		±2000	
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per AEC Q100-011	Corner pins	±750	V
		CDM ESD Classification Level C4B	Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



# 7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range (1)

		MIN	NOM MAX	UNIT
V <sub>SUPPLY(BOOST)</sub>	Boost converter input (when BIAS $\ge$ 3.8V)	0.8	42	V
V <sub>LOAD(BOOST)</sub>	Boost converter output		42	V
V <sub>SUPPLY(BUCK)</sub>	Buck converter input		42	V
V <sub>LOAD(BUCK)</sub>	Buck converter output	0.8	42	
V <sub>BIAS</sub>	BIAS input	3.8	42	V
V <sub>VCCX</sub>	VCCX input	4.5	5.25	V
V <sub>EN</sub>	Enable input	0	42	V
V <sub>SYNC</sub>	Synchronization pulse input	0	5.25	V
V <sub>CSA1</sub> , V <sub>CSB1</sub> , V <sub>CSA2</sub> , V <sub>CSB2</sub> , V <sub>CSA3</sub> , V <sub>CSB3</sub>	Current sense input	0	42	V
V <sub>SENSE1</sub>	Boost output sense, battery monitor input	0	42	V
V <sub>FB</sub>	Feedback input (FB1)	0	42	V
V <sub>FB</sub>	Feedback input (FB2, FB3)	0	5.25	V
F <sub>SW</sub>	Typical switching frequency	100	2200	kHz
F <sub>SYNC</sub>	Synchronization pulse frequency	200	2200	kHz
TJ	Operating junction temperature <sup>(2)</sup>	- 40	150	°C

(1) Operating Ratings are conditions under the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

# 7.4 Thermal Information

		LM5127-Q1	
	THERMAL METRIC <sup>(1)</sup>	RGZ (QFN)	UNIT
		48 PINS	
R <sub>qJA</sub>	Junction-to-ambient thermal resistance (LM5127EVM) (2)	28.9	°C/W
R <sub>qJA</sub>	Junction-to-ambient thermal resistance	31.8	°C/W
R <sub>qJC(top)</sub>	Junction-to-case (top) thermal resistance	21.9	°C/W
R <sub>qJB</sub>	Junction-to-board thermal resistance	13.0	°C/W
ΨJT	Junction-to-top characterization parameter (LM5127EVM) (2)	0.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter (LM5127EVM) (2)	13.6	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	12.9	°C/W
R <sub>qJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Applicable only to the EVM with no airflow.



# 7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURREN	IT(BIAS, VCCX, VDDX)					
BIAS-SD	BIAS current in shutdown (VCCX=0V)	$V_{EN1} = 0 V, V_{EN2} = 0 V, V_{EN3} = 0 V, V_{VCC_HOLD} = 0 V$		2.8	4.5	μA
BATTERY-SLEEP	Battery drain in deep sleep mode (V <sub>BATTERY</sub> = 12 V, VCCX = 5 V (CH2), VDDX = 3.3 V (CH3), Non-switching)	V <sub>EN1</sub> = 2.5 V, V <sub>EN2</sub> = 2.5 V, V <sub>EN3</sub> = 2.5 V, CH1 boost mode		33		μΑ
		$V_{EN1} = 0 \text{ V}, V_{EN2} = 2.5 \text{ V}, V_{EN3} = 2.5 \text{ V},$ CH1 boost mode		22		μA
		$V_{EN1}$ = 0 V, $V_{EN2}$ = 2.5 V, $V_{EN3}$ = 0 V, CH1 boost mode		20		μA
		$V_{EN1}$ = 0 V, $V_{EN2}$ = 0 V, $V_{EN3}$ = 2.5 V, CH1 boost mode		14		μA
		$V_{EN1}$ = 2.5 V, $V_{EN2}$ = 2.5 V, $V_{EN3}$ = 2.5 V, CH1 buck mode		32		μA
BIAS-SLEEP1	BIAS current in sleep mode (VDDX = 3.3 V, VCCX = 5 V)	$V_{EN1}$ = 2.5 V, $V_{EN2}$ = 2.5 V, $V_{EN3}$ = 2.5 V, CH1 boost mode		2.0		μA
BIAS-SLEEP2	BIAS current in sleep mode (VDDX = 0 V, VCCX = 0 V)	$\label{eq:VEN1} \begin{array}{l} V_{EN1} = 0 \ V, \ V_{EN2} = 0 \ V, \ V_{EN3} = 0 \ V, \\ V_{VCC\_HOLD} = 2.5 \ V, \ CH1 \ buck mode \end{array}$		25	38	μA
IVDDX-SLEEP	VDDX current in sleep mode (VDDX = 3.3 V, VCCX = 0 V)	$V_{\text{EN1}}$ = 2.5 V, $V_{\text{EN2}}$ = 2.5 V, $V_{\text{EN3}}$ = 2.5 V, CH1 boost mode		100	115	μA
BIAS-ACTIVE1	BIAS current in active mode (VCCX = 0 V)	$V_{\rm EN1}$ = 2.5 V, $V_{\rm EN2}$ = 2.5 V, $V_{\rm EN3}$ = 2.5 V, CH1 boost mode		3300	3900	μA
		$V_{\rm EN1}$ = 2.5 V, $V_{\rm EN2}$ = 2.5 V, $V_{\rm EN3}$ = 0 V, CH1 boost mode		2400	2850	μA
		$V_{EN1}$ = 2.5 V, $V_{EN2}$ = 0 V, $V_{EN3}$ = 0 V, CH1 buck mode		1700	2000	μA
BIAS-ACTIVE2	BIAS current in active mode (VCCX = 5 V)	$V_{\rm EN1}$ = 2.5 V, $V_{\rm EN2}$ = 2.5 V, $V_{\rm EN3}$ = 2.5 V, CH1 boost mode		125	175	μA
		$V_{\rm EN1}$ = 2.5 V, $V_{\rm EN2}$ = 2.5 V, $V_{\rm EN3}$ = 0 V, CH1 boost mode		125	175	μA
		$V_{EN1}$ = 2.5 V, $V_{EN2}$ = 0 V, $V_{EN3}$ = 0 V, CH1 buck mode		125	175	μA
ENABLE(EN1, EN	12, EN3)				·	
V <sub>EN-RISING</sub>	Enable threshold (ENx)	EN rising			2	V
V <sub>EN-FALLING</sub>	Enable threshold(ENx)	EN falling	0.4			V
SLEEP1 in BOOS	T, BMIN_PRG in Buck					
VSLEEP1-FALLING	SLEEP1/BMIN_PRG threshold	SLEEP1 falling	0.95	1	1.05	V
V <sub>SLEEP1-HYS</sub>	SLEEP1/BMIN_PRG hysteresis	SLEEP1 rising		15		mV
I <sub>SLEEP1</sub>	Hysteresis current (current sink)			30		μA
t <sub>D-WAKE1</sub>	Wakeup delay	SENSE1 falling to DIS falling			5	μs
BMIN_FIX in Buc	k	·I				
VBMIN_FIX-FALLING	BMIN_FIX threshold	BMIN_FIX falling	5.415	5.7	5.985	V
- V <sub>BMIN_</sub> FIX-RISING	BMIN_FIX threshold	BMIN_FIX rising	5.7	6.0	6.3	V
BMIN_FIX	BMIN_FIX bias current	V <sub>BMIN1</sub> = 12 V		1	3	μA
VCC and VCCX	1				I	
V <sub>VCC-REG</sub>	VCC regulation	V <sub>BIAS</sub> = 7.0 V, I <sub>VCC</sub> = 250 mA	4.75	5	5.25	V
	VCC regulation	V <sub>BIAS</sub> = 7.0 V, no load	4.75	5	5.25	V



# 7.5 Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	VCC regulation during dropout	V <sub>BIAS</sub> = 3.8 V, I <sub>VCC</sub> = 250 mA	3.42			V
VVCC-UVLO-RISING	VCC UVLO threshold	VCC rising	3.55	3.65	3.75	V
VVCC-UVLO-FALLING	VCC UVLO threshold	VCC falling	3.2	3.3	3.4	V
VCC-CL	VCC sourcing current limit	VCC = 4 V	250			mA
V <sub>VCCX-RISING</sub>	VCCX transition threshold	VCCX rising	4.2	4.3	4.4	V
V <sub>VCCX-FALLING</sub>	VCCX transition threshold	VCCX falling	4.0	4.1	4.2	V
	VCCX to VCC dropout	V <sub>VCCX</sub> = 4.5 V, I <sub>VCC</sub> = 250 mA	4.2			V
VDD and VDDX						
V <sub>VCC-REG</sub>	VDD regulation	V <sub>BIAS</sub> = 7.0 V, No load at VCC, VCCX=GND	4.75	5	5.25	V
V <sub>VDD-UVLO-RISING</sub>	VDD UVLO threshold	VDD rising	3.0	3.1	3.2	V
V <sub>VDD-UVLO-FALLING</sub>	VDD UVLO threshold	VDD falling	2.9	3	3.1	V
SYNC/DITHER/VC	C_HOLD					
V <sub>SYNC-RISING</sub>	SYNC threshold/SYNC detection threshold	SYNC rising			2	V
V <sub>SYNC-FALLING</sub>	SYNC threshold	SYNC falling	0.4			V
	Minimum SYNC pulse width		-	· · · ·	100	ns
I <sub>DITHER</sub>	Dither source/sink current		16	20	24.5	μA
∆ f <sub>SW1</sub>	f <sub>SW</sub> Modulation (Upper Limit)			+7		%
∆ f <sub>SW2</sub>	f <sub>SW</sub> Modulation (Lower Limit)			-7		%
VDITHER-FALLING	Dither disable threshold		0.65	0.75	0.85	V
RT						•
V <sub>RT</sub>	RT regulation			0.5		V
	(DIS), BATTERY MONITOR OUTP	UT(BMOUT)				
r <sub>DIS</sub>	DIS pulldown switch r <sub>DS(on)</sub>	、 <i>,</i>		17	34	Ω
SS		1				
I <sub>SS1</sub>	Soft-start current	SS < 1.0 V	17	20	23	μA
I <sub>SS2</sub>	Soft-start current	SS>1.5V		2		μΑ
r <sub>SS-PD</sub>	SS pulldown switch r <sub>DS(on)</sub>			50	93	Ω
V <sub>SS-DONE</sub>	MODE transition	SS rising		1.5		V
V <sub>SS-DIS</sub>	SS discharge detection threshold		50	75	105	mV
	DDULATION(PWM)					
f <sub>SW1</sub>	Switching frequency	R <sub>T</sub> = 220 k Ω	85	100	115	kHz
f <sub>SW2</sub>	Switching frequency	R <sub>T</sub> = 9.09 kΩ	1980	2200	2420	kHz
t <sub>ол-міл-виск</sub>	Minimum controllable on-time (HO on-time in Buck)	R <sub>T</sub> = 9.09 k Ω	12	2200	31	ns
t <sub>OFF-MIN-BUCK</sub>	Minimum HO off-time during dropout (Buck)	R <sub>T</sub> = 9.09 k Ω	85	110	150	ns
t <sub>on-min-boost</sub>	Minimum controllable on-time (LO on-time in Boost)	R <sub>T</sub> = 9.09 k Ω		25		ns
toff-min-boost	Minimum controllable off-time (LO off-time in Boost)	R <sub>T</sub> = 9.09 k Ω	70	90	118	ns
D <sub>MAX-BOOST1</sub>	Maximum duty cycle limit in Boost mode	R <sub>T</sub> = 220k Ω	90	94	98	%
D <sub>MAX-BOOST2</sub>	Maximum duty cycle limit in Boost mode	R <sub>T</sub> = 9.09 k Ω	75	80	83	%



# 7.5 Electrical Characteristics (continued)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Max pulse skip in low dropout mode			16		cycles
LOW IQ SLEEP	MODE				·	
V <sub>WAKE-FB</sub>	FB wakeup threshold	In reference to V <sub>REF</sub>		- 1		%
V <sub>WAKE-COMP</sub>	COMP wakeup threshold			316		mV
t <sub>D-WAKE2</sub>	Wake-up delay	R <sub>T</sub> = 9.09 k Ω		4.4		μs
V <sub>MINCLTH</sub>	Minimum peak current in skip mode	Current sense input		10		mV
CURRENT SEN	SE (CSPx, CSNx)	· · · · · ·			I	
V <sub>SLOPE</sub>	Peak slope compensation amplitude	$R_T = 220 \text{ k} \Omega$ , in reference to CS inputs		80		mV
A <sub>CS</sub>	Current sense amplifier gain			10		V/V
V <sub>CLTH1</sub>	Positive peak current limit threshold (CS input)	CSBx = 3.3 V in Buck	52	60	68	mV
V <sub>CLTH2</sub>	Positive peak current limit threshold (CS input)	CSBx = 0 V in Buck	48	60	69	mV
I <sub>CSA</sub>	CSA bias current				1	μA
I <sub>CSB</sub>	CSB bias current			120		μA
	CS amplifier switch over			2.5		V
HICCUP MODE	PROTECTION (RES)					
	Fault counter timeout			256		cycles
	Normal cycles to reset fault counter			8		cycles
I <sub>RES</sub>	RES current source		16	20	24	μA
V <sub>RESTH</sub>	RES threshold		0.95	1.0	1.05	V
R <sub>RES</sub>	RES pulldown switch r <sub>DS(on)</sub>			20	40	Ω
V <sub>RES-DIS</sub>	RES discharge detection			100		mV
ERROR AMPLIF	FIER (COMPx, FBx)					
V <sub>OUT-REG1</sub>	VOUT regulation (3.3 V)		3.26	3.3	3.34	V
V <sub>OUT-REG2</sub>	VOUT regulation (5.0V)		4.94	5.0	5.06	V
V <sub>REF</sub>	Error amplifier reference	In Boost	0.788	0.8	0.812	V
V <sub>REF</sub>	Error amplifier reference	In Buck	0.792	0.8	0.808	V
Gm	Transconductance			1		mA/V
I <sub>SOURCE-MAX</sub>	Maximum COMP sourcing current	V <sub>COMP</sub> = 0 V	80			μA
I <sub>SINK-MAX</sub>	Maximum COMP sinking current	V <sub>COMP</sub> = 2.2 V	80			μA
V <sub>CLAMP-MAX</sub>	COMP clamp voltage	COMP rising	2.6			V
V <sub>OFFSET</sub>	COMP to PWM input offset		0.264	0.300	0.336	V
V <sub>FB-SS</sub>	Internal FB to SS clamp	V <sub>FB</sub> = 0 V		80	115	mV
PGOOD, OVP		· · · · · · · · · · · · · · · · · · ·			1	
V <sub>OVTH-</sub> RISING	Overvoltage threshold (OVP in Buck)	FB rising (In reference to V <sub>REF</sub> )	105	107	109	%
V <sub>OVTH-FALLING</sub>	Overvoltage threshold (OVP in Buck)	FB falling (In reference to $V_{REF}$ )	103	105	107	%
V <sub>UVTH-RISING</sub>	Undervoltage threshold	FB rising (In reference to V <sub>REF</sub> )	93	95	97	%
VUVTH-FALLING	Undervoltage threshold	FB falling (In reference to V <sub>REF</sub> )	91	93	95	%




# 7.5 Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PGOOD deglich filter	Both edges		23		μs
R <sub>PGOOD</sub>	PGOOD pulldown switch R <sub>DSON</sub>			42	82	Ω
MOSFET DRIVE	R, SENSE1				I	
V <sub>HO-H</sub>	High-state voltage drop (HO driver)	100-mA sinking		0.1	0.15	V
V <sub>HO-L</sub>	Low-state voltage drop (HO driver)	100mA sourcing		0.05	0.1	V
V <sub>LO-H</sub>	High-state voltage drop (LO driver)	100-mA sinking		0.1	0.15	V
V <sub>LO-L</sub>	Low-state voltage drop (LO driver)	100-mA sourcing		0.05	0.1	V
V <sub>HB-UVLO-FALLING</sub>	HB-SW UVLO threshold	HB-SW falling	2.2	2.50	2.75	V
I <sub>HB-SLEEP</sub>	HB quiescent current in sleep	HB-SW = 5 V		3.5	7	μA
t <sub>DHL</sub>	HO off to LO on deadtime		12	22	35	ns
t <sub>DLH</sub>	LO off to HO on deadtime		12	22	35	ns
V <sub>ZCD-BOOST</sub>	SENSE1 to SW ZCD threshold for boost			6		mV
V <sub>ZCD-BUCK</sub>	SW to PGND ZCD threshold for buck			- 5		mV
I <sub>CHG</sub>	Charge pump current	BIAS = 3.8 V	10			μA
THERMAL SHUT	rdown				I	
T <sub>TSD-RISING</sub>	Thermal shutdown threshold	Temperature rising		175		°C
T <sub>TSD-HYS</sub>	Thermal shutdown hysteresis			15		°C

# 7.6 Typical Characteristics










ZHCSMA4A - OCTOBER 2020 - REVISED DECEMBER 2020







# 8 Detailed Description

# 8.1 Overview

The LM5127-Q1 is a full featured, wide input range three channel DC/DC controller which supports flexible topology (Boost/Buck) with peak current mode control. The device is designed as an integrated one-chip solution for the front-stage power supply in automotive infotainment, cluster, body control, as well as ADAS systems.

The input voltage range covers automotive cold-cranking and load dump scenarios. The switching frequency is dynamically programmed in the range of 100 kHz to 2.2 MHz with an external resistor. Switching at 2.2 MHz minimizes AM band interference and allows for a small solution size and fast transient response.

The device features a low shutdown  $I_Q$  and an ultra-low  $I_Q$  sleep mode, which minimizes battery drain at no/light load condition and eliminates the need for an additional low  $I_Q$  LDO regulator as the CAN supply during standby.


The device includes flexible topology channels that support boost or SEPIC, and two independent single-phase bucks or a dual-phase buck to serve as a high current automotive processor supply. In boost mode, the device supports bypass operation which eliminates the need for an external bypass switch. In buck mode, the device supports low dropout operation to minimize dropout voltage. The battery monitor detects low battery voltage and signals when a backup process should start.

Minimal power dissipation is realized with a low current limit threshold and the use of an external VCC supply. The device has built-in protection features such as peak current limit which is constant over VIN, optional hiccup mode overload protection, overvoltage protection, and thermal shutdown.

External clock synchronization, programmable spread spectrum switching frequency, as well as a leadless package with minimal parasitics help to reduce EMI and avoid cross talk. Additional features include FPWM, DCR sensing, programmable soft start, a precision reference, and power-good indicators.



# 8.2 Functional Block Diagram





# 8.3 Feature Description

Note

Please take a quick read through # 8.4 before reading the detailed descriptions of the device. It is recommended to understand which device statuses and what type of light load switching modes are supported by the device.

The parameters or thresholds values mentioned in this section are reference values unless otherwise specified. Please refer to # 7.5 to find the ensured minimum, maximum, and typical values.

# 8.3.1 Device Enable (EN, VCC\_HOLD)

The device is enabled when at least one of the EN pins is greater than the EN threshold ( $V_{EN}$ ), or VCC\_HOLD is greater than the SYNC threshold ( $V_{SYNC}$ ), and the device shuts down when all the EN pins are less than  $V_{EN}$  and the VCC\_HOLD pin is less than  $V_{SYNC}$ . When enabled, the device turns on the internal VCC regulator and VCC-to-VDD switch after a 40-  $\mu$  s delay, and begins an initial configuration when VDD is greater than 3.1 V. The device is fully enabled after a 130-  $\mu$  s initial configuration time.

After the initial configuration ends, the EN pins work as independent enable pins for each channel. If the EN pin is pulled down below  $V_{EN}$ , the applicable channel stops switching, grounds the SS and PGOOD pins, and discharges the COMP pin.

The EN pins have an internal 0.5-  $\mu$  A pulldown current sink to prevent a false turnon. Connect an external pulldown resistor if a stronger pulldown is required. The EN pins also have an internal diode path to the BIAS pin. By adding a 5-k  $\Omega$  resistor at the EN pin, the EN pin can be supplied before the BIAS pin is biased. If the EN pin is not controlled by user input, connect the EN pin to the BIAS pin.

### 8.3.2 Dual Input VCC Regulator (BIAS, VCCX, VCC)

The device features a dual input VCC regulator which is sourced from either the BIAS pin or the VCCX pin. The VCC regulator is enabled 40  $\mu$  s after the device is enabled.

The high voltage VCC regulator allows connecting the BIAS pin directly to supply voltages from 3.8 V to 47 V. When the BIAS pin voltage is greater than the 5-V VCC regulation target ( $V_{VCC-REG}$ ), the VCC regulator provides the 5-V regulated output. When the BIAS pin voltage is below  $V_{VCC-REG}$  and VCCX is not used, the VCC output tracks the BIAS pin voltage with a small dropout.


The minimum VCC regulator current limit is 250 mA ( $I_{VCC-CL}$ ) during the initial configuration or when the device is in active mode. The 5-V gate charge of the external power MOSFET ( $Q_{G@5V}$ ) should be selected to satisfy the following inequality.

$$6 \times Q_{G@5V} \times f_{SW} < I_{VCC - CL}$$

(1)

The VCC regulator current limit is reduced to 1 mA in deep sleep mode, or when the all EN pins are less than  $V_{EN}$  while VCC\_HOLD is greater than  $V_{SYNC}$ . The recommended minimum VCC capacitor ( $C_{VCC}$ ) value is 10  $\mu$  F.







The battery drain in deep sleep mode and the internal power dissipation of the VCC regulator can be minimized by connecting the VCCX pin to an external power source which is greater than 4.5 V and less than 5.5 V. The VCC regulator is disabled when the VCCX pin is greater than the VCCX transition threshold ( $V_{VCCX}$ ). The internal VCCX-to-VCC switch is on when the VCC pin voltage is less than the VCCX pin voltage. If the 5-V buck output is connected to the VCCX pin, the 5-V output should be well regulated within ±10% tolerance during a load transient.




图 8-2. BIAS to VCCX Transition when VCCX = VOUT2 = 5 V

The VCCX-to-VCC switch has no active current limit. Also, if VCCX is greater than BIAS + 0.6 V, an external reverse blocking diode is required between the input power supply and the BIAS pin. The external reverse blocking diode prevents the external VCCX supply from passing current to the BIAS pin through the VCC regulator and the VCCX-to-VCC switch. The external VCCX supply voltage can be greater than the BIAS pin voltage without the external blocking diode only if the external VCCX supply is current limited to less than 200 mA. If VCCX is not used, the VCCX pin must be grounded.

The device provides a 130  $\mu$  s V<sub>VCC-UVLO-RISING</sub>-to-switching delay to ensure C<sub>VCC</sub> is fully charged by the VCC regulator before switching. If the 130-  $\mu$  s delay is not enough because the BIAS pin voltage rises slowly, an external RC filter can be added to the EN pin to enable the device when the BIAS pin voltage is enough high.

If CH1 is configured as a boost and the bypass operation is required, the BIAS pin should be connected to the output of the boost converter. By connecting the BIAS pin to the output of the boost converter, the start-up voltage of the boost converter is affected since the boost converter output is the converter input voltage minus one diode voltage drop before start-up, but once the converter starts up, the device allows 0.8-V minimum boost input voltage. See # 8.3.16 for more detailed information.



# 8.3.3 Dual Input VDD Switch (VDD, VDDX)

The device also features a dual input VDD which is sourced from the VDD pin or the VDDX pin.




图 8-3. Dual Input VDD and Internal VDD Switches

The battery drain in deep sleep mode is also minimized by using the VDDX pin. When VOUT3 is configured to fixed 3.3 V, the VCC-to-VDD switch is off in deep sleep mode, and the VDDX-to-VDD switch is on when the VDD pin voltage is less than 3.4 V. The recommended VDD capacitor ( $C_{VDD}$ ) value is 0.1  $\mu$  F or greater.




图 8-4. VCC to VDDX Transition when VDDX=VOUT3 = 3.3V

### 8.3.4 Device Configuration and Light Load Switching Mode Selection (CFG/MODE)

During the initial configuration period, the device configuration and the light load switching mode are programmed with an external resistor connected between CFG and AGND. The device configuration starts when the VDD pin voltage is greater than 3.1 V. To reset and reconfigure the device, all the EN pins and the VCC\_HOLD pin should be less than  $V_{EN}$  and  $V_{SYNC}$ , respectively, or VCC must be fully discharged. The preferred way to reconfigure the device is to toggle all three EN and VCC\_HOLD pins together.

#### LM5127-Q1 ZHCSMA4A - OCTOBER 2020 - REVISED DECEMBER 2020

			CON	IGURATION		MODE	
#	R <sub>CFG</sub> <sup>(1)</sup>	CH1	CH2	СНЗ	BATTERY MONITOR	LIGHT LOAD SWITCHING MODE <sup>(2)</sup>	DEEP SLEEP MODE <sup>(3)</sup>
1	GND	Boost			N/A		All enabled channels
2	9.53 k Ω	Buck	Single Buck	Single Buck	Available	Skip Mode	should be in sleep. VCCX or VDDX should be in use.
3	19.1 k Ω	Boost			N/A	FPWM/DE Mode	N/A
4	<b>29.4 k</b> Ω	Buck		-	Available		N/A
5	<b>41.2 k</b> Ω	Boost			N/A	CH1 : Skip Mode	CH1 should be in sleep
6	54.9 k Ω	Buck	Dual-ph	ase Buck	Available	CH2,CH3 : FPWM/DE Mode	while CH2 and CH3 are in shutdown. VCCX should be in use.
7	71.5 k Ω	Boost	-		N/A	FPWM/DE Mode	N/A
8	<b>90.9 k</b> Ω	Buck			Available		IN/A

表 8-1. Device Configuration and Mode Selection

Resistor tolerance should be equal with/tighter than ±3% (1)

(2) In FPWM mode, each channel can be dynamically and independently configurable between DE and FPWM by connecting/

disconnecting 57.6 k $\Omega$  R<sub>SS</sub> at the SS pin in parallel with C<sub>SS</sub>.

SLEEP1 should be greater than V<sub>SLEEP1</sub> and SENSE1 should be greater than V<sub>BMIN FIX</sub> to open the DIS pin. (3)

# 8.3.5 Fixed or Adjustable Output Regulation Target (VOUT, FB)

The output regulation targets are also selected during the initial configuration. If a channel is configured as a buck, the output regulation target can be programmed to a fixed 3.3-V output by connecting FB to AGND with a maximum resistance of 2.0 k Q, or a fixed 5.0-V output by connecting FB to VDD with a maximum resistance of 2.0 k  $\Omega$ . By connecting external feedback resistors whose parallel resistance is greater than 4.0 k  $\Omega$  (see 52  $R_{d}$ 2), the output regulation target can be adjusted during operation.

$$4k\Omega < \frac{R_{FBT} \times R_{FBB}}{R_{FBT} + R_{FBB}} \tag{2}$$

If CH2 and CH3 are configured as a dual-phase buck, they will operate together as a dual-phase interleaved buck and the common output voltage is programmed by FB2.

If CH1 is configured as a boost, the channel requires external feedback resistors to set the output regulation target.

The internal error amplifier reference is 0.8 V. To adjust the output regulation target, select the feedback resistor values as follows.

$$V_{LOAD} = 0.8 \times \left(\frac{n_{FBT}}{R_{FBB}} + 1\right)$$

( n

The recommended minimum value for  $R_{FBT}$  is 10 k  $\Omega$ .

表 8-2. Output Regulation Targets

FB SELECTION		SINGLE	-PHASE		DUAL-PHASE	
PB SELECTION	CH1 : BOOST	CH1 : BUCK	CH2 : BUCK	CH3 : BUCK	CH2//CH3 : BUCK <sup>(1)</sup>	
FB = VDD	N/A	5.0 V <sup>(2)</sup>				
FB = AGND	N/A	3.3 V <sup>(2)</sup>				
FB = FB resistors	ADJ. (VOUT range : 0.8 - 42 V)					

(1) In dual-phase configuration, the output voltage is programmed by FB2.

If other fixed output regulation targets are required, please contact the sales office/distributors for availability.



(3)



To reset and reconfigure the device, all the EN pins and the VCC\_HOLD pin should be less than  $V_{EN}$  and  $V_{SYNC}$ , respectively, or VCC must be fully discharged. The preferred way to reconfigure the device is to toggle all three EN and VCC\_HOLD pins together.


### 8.3.6 Overvoltage Protection (VOUT, FB)

The device provides the output overvoltage protection (OVP). The OVP comparator monitors an internal FB node which is connected to either the VOUT pin through internal FB resistors or the external FB pin. OVP is triggered when the voltage at the internal FB node or the external FB pin rises above the overvoltage threshold ( $V_{OVTH}$ ). In buck configuration, the high-side driver turns off during OVP, and the low-side driver turns on until zero current is detected if the light load switching mode is either DE or skip mode. In FPWM, the device turns on the low-side driver by force until the high-side switch turns on again.

When FB is greater than  $V_{OVTH}$  for 16 consecutive clock cycles in boost, the low-side driver turns off and the high-side driver turns on 100% by force. Especially when FB is greater than  $V_{OVTH}$  in boost skip mode, the low-side driver turns off immediately and the high-side driver turns on until zero current is detected.

### 8.3.7 Power Good Indicator (PGOOD)

The device provides a dedicated power-good indicator (PGOOD) per channel to simplify sequencing and supervision. PGOOD is an open-drain output and a pullup resistor between 5 k  $\Omega$  and 100 k  $\Omega$  can be externally connected. In boost configuration, the PGOOD switch opens when the internal FB is greater than the undervoltage threshold (V<sub>UVTH</sub>). In buck configuration, the PGOOD switch opens when the internal FB is greater than the FB undervoltage threshold and is less than the FB overvoltage threshold. The PGOOD pin is pulled down to ground if EN is less than V<sub>EN</sub> and requires the VCC pin voltage to be greater than V<sub>VCC-UVLO</sub> to work. PGOOD3 is disabled in dual-phase buck configuration. And also FB3 should be grounded in dual-phase buck configuration.







### 8.3.8 Programmable Switching Frequency (RT)

The switching frequency is set by a single RT resistor connected between RT and AGND if no external synchronization clock is applied to SYNC. The resistor value to set the RT switching frequency is in 方程式 4.

$$R_{T} = \frac{2.21 \times 10^{10}}{f_{RT(TYPICAL)}} - 955$$
(4)

The RT pin is regulated to 0.5 V by an internal RT regulator when the device is in active mode or during initial configuration. CH1 clock is in phase with CH3. CH2 and CH3 are  $180^{\circ}$  out of phase. The switching frequency can be dynamically programmed during operation as shown in  $\mathbb{X}$  8-7.

#### Copyright © 2021 Texas Instruments Incorporated






图 8-7. Frequency Hopping Example

# 8.3.9 External Clock Synchronization (SYNC)

The switching frequency can be synchronized to an external clock by directly applying an external pulse signal to SYNC. The internal CH1 and CH3 clocks are synchronized at the rising edge of the external synchronization pulse. The internal clocks of CH2 is 180° phase-shifted from CH3 clock using an internal PLL. Connect SYNC to ground if not used.

The external synchronization pulse must be greater than  $V_{SYNC-RISING}$  in high logic state and must be less than  $V_{SYNC-FALLING}$  in low logic state. The duty cycle of the external synchronization pulse is not limited, but the minimum on-pulse and the minimum off-pulse widths should be greater than 100 ns. The frequency of the external synchronization pulse should satisfy the following two inequalities.

$$200 \text{kHz} \leq f_{\text{SYNC}} \leq 2.2 \text{MHz}$$

(5) (6)

$$0.75 \times f_{RT(typical)} \le f_{SYNC} \le 1.5 \times f_{RT(typical)}$$

RSYNC

For example, RT resistor is required for 350-kHz switching to cover from 263-kHz to 525-kHz clock synchronization without changing the RT resistor value.




图 8-8. External Clock Synchronization

Drive the SYNC pin through minimum  $1-k\Omega$  resistor if the BIAS pin voltage is less than the SYNC pin voltage in any conditions.

# 8.3.10 Programmable Spread Spectrum (DITHER)

The device provides an optional spread spectrum (clock dithering) function that is enabled by connecting a capacitor between DITHER and AGND. A triangular waveform centered at 1.0 V is generated across the dither




capacitor. This triangular waveform modulates the oscillator frequency by  $\pm 7\%$  of the frequency set by the RT resistor. The dither capacitance value sets the rate of the low frequency modulation. For the dithering circuit to effectively reduce peak EMI, the modulation rate must be much less than the RT switching frequency. The dither capacitance which is required for a given the modulation frequency (f<sub>MOD</sub>) can be calculated from following equation. Setting the f<sub>MOD</sub> to 9 kHz or 10 kHz is a good starting point.

$$C_{DITHER} = \frac{20 \mu A}{f_{MOD} \times 0.29}$$

(7)

Connecting DITHER to AGND disables clock dithering, and the internal oscillator operates at a fixed frequency set by the RT resistor. Clock dithering is also disabled when an external synchronization pulse is applied.






图 8-10. Dynamic Dither On/Off Example

# 8.3.11 Programmable Soft Start (SS)

The soft-start feature helps the converter gradually reach the steady state operating point. To reduce start-up stresses and surges, the device regulates the error amplifier reference to the SS pin voltage or the internal 0.8-V reference, whichever is lower.

The internal 20-  $\mu$  A soft-start (I<sub>SS1</sub>) current turns on 130  $\mu$  s after the VCC pin voltage crosses over V<sub>VCC-UVLO</sub>. I<sub>SS1</sub> gradually increases the voltage on an external soft-start capacitor (C<sub>SS</sub>). This results in a gradual rise of the output voltage.

In FPWM mode, the device forces diode emulation while the SS pin voltage is less than 1.5 V. When the SS pin voltage is greater than 1.5 V, the external soft-start capacitor is charged by a 2-  $\mu$  A soft-start current (I<sub>SS2</sub>) and



the device gradually changes the zero current detection threshold ( $V_{ZCD}$ ) to achieve smooth transition from the forced diode emulation to FPWM.




图 8-11. Soft-start and Smooth Transition to FPWM

In buck or SEPIC topologies, the soft-start time ( $t_{SS}$ ) is calculated in 5程式 8.

$$t_{SS} = 0.8 \times \frac{C_{SS}}{20\mu A}$$
(8)

$$t_{SS} = 0.8 \times \frac{C_{SS}}{20\mu A} \times \left(1 - \frac{V_{SUPPLY}}{V_{LOAD}}\right)$$
(9)

In general, it is recommended to choose a soft-start time long enough so that the converter can start up without going into an overcurrent state.

The device also features an internal 80-mV FB-to-SS clamp which is enabled after eight cycles with current limit. This clamp helps to minimize start-up surges after output shorts or overload situations.

# 8.3.12 Fast Re-start using VCC\_HOLD (VCC\_HOLD)

If all EN pins are less than  $V_{EN}$  and VCC\_HOLD is greater than  $V_{SYNC}$  after the initial configuration is finished, the device shuts down all three channels, but keeps VCC and VDD active to restart quickly without the initial configuration delay. If CH1 is configured as a buck, the battery monitor is also enabled in this mode.






图 8-12. Start-up Sequence (VCC\_HOLD > 2.0 V, CH1 = Buck)

# 8.3.13 Transconductance Error Amplifier and PWM (COMP)

The internal (or external) feedback resistor voltage divider is connected to an internal transconductance error amplifier which features high output resistance ( $R_0 = 10 M \Omega$ ) and wide bandwidth (BW = 3 MHz). The internal transconductance error amplifier sinks (or sources) current which is proportional to the difference between the FB pin (or internal FB node) and the error amplifier reference.

The output of the error amplifier is connected to the COMP pin, allowing the use of a Type-2 loop compensation network.  $R_{COMP}$ ,  $C_{COMP}$ , and optional  $C_{HF}$  loop compensation components configure the error amplifier gain and phase characteristics to achieve a stable loop response. This compensation network creates a pole at very low frequency, a mid-band zero, and a high frequency pole.

The PWM comparator in [3] 8-13 compares the sum of sensed inductor current, slope compensation ramp and a 0.3-V internal CS-to-PWM offset (V<sub>OFFSET</sub>) with the COMP pin voltage, and terminates the present cycle if the sum is greater than the COMP pin voltage.






图 8-13. Error Amplifier, Current Sense Amplifier, and PWM

### 8.3.14 Current Sensing and Slope Compensation (CSA, CSB)

The device features high-side current sense amplifiers with an effective gain of 10 ( $A_{CS}$ ), and provides an internal slope compensation ramp to the PWM comparator to prevent a subharmonic oscillation at high duty cycle. The device generates the 0.8 V-peak (at 100% duty cycle) slope compensation ramp at the PWM comparator input.

According to peak current mode control theory, the slope of the slope compensation ramp must be greater than at least half of the sensed inductor current falling slope to prevent subharmonic oscillation at high duty cycle. Therefore, the minimum amount of the slope compensation should satisfy the following inequality.

$$0.5 \times \frac{V_{LOAD}}{L_M} \times R_S \times 10 \times Margin < 0.8 \times f_{SW} (Buck)$$
<sup>(10)</sup>

$$0.5 \times \frac{V_{LOAD} - V_{SUPPLY}}{L_M} \times R_S \times 10 \times Margin < 0.8 \times f_{SW} (Boost)$$
<sup>(11)</sup>

where

• 1.5-1.7 is recommended as the margin to cover non-ideal factors.

### 8.3.15 Constant Peak Current Limit (CSA, CSB)

In boost configuration, if the current sense amplifier input exceeds the 60-mV cycle-by-cycle current limit threshold ( $V_{CLTH}$ ), the current limit comparator immediately terminates LO and turns on HO. In buck configuration, if the current sense amplifier input exceeds  $V_{CLTH}$ , the current limit comparator immediately terminates HO and turns on LO.

The device provides a constant peak current limit whose peak inductor current limit is constant over the input and output voltage. For the case where the inductor current may overshoot, such as inductor saturation, the current limit comparator skips pulses until the current has decayed below the current limit threshold.







图 8-14. Current Limit Comparator

Cycle-by-cycle peak current limit is calculated as follows:





Boost converters have a natural pass-through path from the supply to the load through the high-side MOSFET body diode. Due to the pass-through path and the limitation of the minimum controllable on-time, boost converters cannot provide current limit protection when the output voltage is close to or less than the input supply voltage.



### 8.3.16 Maximum Duty Cycle and Minimum Controllable On-time Limits (Boost)

In boost configuration, the device limits the maximum duty cycle of the low-side driver. This maximum duty cycle limit ( $D_{MAX-BOOST}$ ) decides the minimum input supply voltage which can achieve the target output voltage during CCM operation. The minimum input supply voltage ( $V_{SUPPLY(MIN)}$ ) which can achieve the target output voltage is not limited by  $D_{MAX-BOOST}$  during DCM operation. The minimum input supply voltage which can achieve the target output voltage the target output voltage in CCM can be estimated using 5 Rad 13.

$$V_{\text{SUPPLY}(\text{MIN})} \approx V_{\text{LOAD}} \times (1 - D_{\text{MAX}-\text{BOOST}}) + I_{\text{SUPPLY}(\text{MAX})} \times (R_{\text{DCR}} + R_{\text{S}} + R_{\text{DS}(\text{ON})})$$
(13)

At light load conditions or when the input voltage is close to the target output voltage in CCM, the device skips the low-side driver pulses if the required on-time is less than the boost minimum controllable on-time ( $t_{ON-MIN-BOOST}$ ). This pulse skipping appears as a random behavior.

If the input voltage is further increased to the voltage higher than the target output voltage, the required-on-time becomes zero and eventually the device enters a bypass mode which turns on the high-side driver 100% when  $V_{FB}$  is greater than  $V_{OVTH}$ .

#### 8.3.17 Bypass Mode (Boost)

In boost configuration when the boost channel is used as a pre-boost, bypass mode operation is useful to reduce the losses of the high-side MOSFET when the converter input voltage is higher than the converter output regulation target. The device supports bypass mode operation by using an internal charge pump which is enabled in active mode. Because the internal charge pump generates  $V_{BIAS}$  + 5 V to supply HB1, the BIAS pin should be connected to the output or input of the boost converter to supply enough voltage to HB1 when the converter input voltage is higher than the converter output regulation target.

During CCM operation or when the device is configured in FPWM mode, the high-side driver naturally turns on 100% without any replenish switching when the required on-time becomes less than zero and the input voltage is greater than the target output voltage. If the input supply voltage satisfies the following inequality in CCM, the boost channel starts random pulse skipping and eventually enters bypass mode.

$$V_{\text{SUPPLY}(\text{PulseSkip})} > V_{\text{LOAD}} \times \left(1 - f_{\text{SW}} \times t_{\text{ON-MIN-BOOST}}\right) + I_{\text{SUPPLY}} \times \left(R_{\text{DCR}} + R_{\text{S}} + R_{\text{DS}(\text{ON})}\right)$$


(14)

	7-V OUTPUT	8.5-V OUTPUT
f <sub>SW</sub> = 440 kHz	> 6.8 - 6.9 V	> 8.2 - 8.3 V
f <sub>SW</sub> = 2.2 MHz	> 5.9 - 6.0 V	> 7.2 - 7.3 V

表 8-3. Typical Boost Input Supply Voltage to Start Pulse Skipping in CCM


During DCM operation, the device enters the bypass mode 16 cycles after the FB1 pin voltage is greater than  $V_{OVTH}$ . In this bypass mode, the device turns on the high-side driver 100% by force.





(a)





(b)

# 图 8-18. PWM to Bypass Mode Transition (b) During DCM

表 8-4. Switching Operation	in Boost Configuration
----------------------------	------------------------

	LIGHT LOAD SWITCHING MODE				
CONDITION	SKIP MODE	DIODE EMULATION (USE R <sub>SS</sub> IN FPWM)	FPWM MODE		
V <sub>SUPPLY</sub> > V <sub>LOAD</sub>	Enters bypass mode (HO turns on 100%) when FB1 > V <sub>OVTH</sub> . During CCM, HO turns on 100% if the required on-time is zero.				
$V_{SUPPLY} \approx V_{LOAD}$ or at light load condition	Once LO driver turns on, the device keeps the LO driver on until the minimum peak current limit is satisfied. Random pulse skipping happens when the required peak current is less than the minimum peak current.	Random pulse skipping happens when the required on-time is less than the minimum on-time.			
V <sub>SUPPLY</sub> < V <sub>LOAD</sub>	PWM operation with diode emulation PWM operation i FPWM mode				
V <sub>SUPPLY</sub> << V <sub>LOAD</sub>	Out-of-regulation when the required dut	Out-of-regulation when the required duty cycle is greater than the maximum duty cycle limit			



#### 8.3.18 Minimum Controllable On-time and Minimum Controllable Off-time Limits (Buck)

In buck configuration, the device starts pulse skipping at the light load condition or when the input voltage is much higher than the target output voltage in CCM. The device skips the high-side driver pulses if the required on-time is less than the buck minimum controllable on-time ( $t_{ON-MIN-BUCK}$ ). This pulse skipping appears as a random behavior.

If the input supply voltage satisfies the following inequality in CCM, the buck channel starts random pulse skipping.

$$V_{\text{SUPPLY}(\text{PulseSkip})} > \frac{V_{\text{LOAD}} + I_{\text{LOAD}} \left( R_{\text{DCR}} + R_{\text{S}} + R_{\text{DS}(\text{ON})} \right)}{t_{\text{ON-MIN-BUCK}} \times f_{\text{SW}}}$$

(15)

#### 表 8-5. Typical Buck Input Supply Voltage to Start Pulse Skipping in CCM

	3.3-V OUTPUT	5.0-V OUTPUT
f <sub>SW</sub> = 440 kHz	No pulse skipping in CCM	No pulse skipping in CCM
f <sub>SW</sub> = 2.2 MHz	> 20 - 23 V	> 31 - 34 V

In buck configuration, the maximum duty cycle of the high-side driver is limited by the buck minimum controllable off-time (t<sub>OFF-MIN-BUCK</sub>). t<sub>OFF-MIN-BUCK</sub> decides the minimum input supply voltage that can achieve the target output voltage in normal PWM operation. If the input voltage falls down below this minimum input supply voltage in normal PWM operation, the device enters a low-dropout (LDO) mode to extend the minimum input voltage further down. If the input supply voltage satisfies the following inequality, the buck channel enters a low drop-out mode.

$$V_{SUPPLY(LDO)} < \frac{V_{LOAD} + I_{LOAD} \left( R_{DCR} + R_{S} + R_{DS(ON)} \right)}{1 - t_{OFF-MIN-BUCK} \times f_{SW}}$$

(16)

#### 表 8-6. Typical Buck Input Supply Voltage to Enter LDO Mode


	3.3-V OUTPUT 5.0-V OUTPUT	
f <sub>SW</sub> = 440 kHz	< 3.6 - 3.8 V	< 5.5 - 5.6 V
f <sub>SW</sub> = 2.2 MHz	< 4.3 - 4.5 V	< 6.6 - 6.7 V

#### 8.3.19 Low Dropout Mode for Extended Minimum Input Voltage (Buck)

When the soft start is finished, the buck channel can enter the LDO mode if the required duty cycle is greater than the maximum duty cycle which is limited by t<sub>OFF-MIN-BUCK</sub>. During the LDO mode, the buck channels individually extends its on-time pulse to the next cycle until the PWM comparator trips. The buck channel turns off the high-side driver for 110 ns by force when the replenish pulse counter detects 15 cycles of consecutive low-side driver pulse skipping. The minimum input supply voltage which can achieve the target output voltage during the LDO mode is estimated from the following equation.

$$V_{\text{SUPPLY}(\text{MIN})} \approx \frac{V_{\text{LOAD}} + I_{\text{LOAD}(\text{MAX})} \times \left(R_{\text{DCR}} + R_{\text{S}} + R_{\text{DS}(\text{ON})}\right)}{1 - \frac{t_{\text{OFF}-\text{MIN}-\text{BUCK}}}{16} \times f_{\text{SW}}}$$
(17)





# 图 8-19. PWM to LDO Mode Transition

### 表 8-7. Switching Operation in Buck Configuration

	LIGHT LOAD SWITCHING MODE					
CONDITION	SKIP MODE	DIODE EMULATION (USE R <sub>SS</sub> IN FPWM)	FPWM MODE			
V <sub>SUPPLY</sub> >> V <sub>LOAD</sub> or at light load condition	Once HO driver turns on, the device keeps the HO driver on until the minimum peak current limit is satisfied. Random pulse skipping happens when the required peak current is less than the minimum peak current.	inimum peak current limit is satisfied. Random pulse g happens when the required peak current is less than		Random pulse skipping happens when the required on-time is less than the minimum on-time.		
V <sub>SUPPLY</sub> > V <sub>LOAD</sub>	PWM operation with diode emulation		PWM operation in FPWM mode			
$V_{\text{SUPPLY}} \approx V_{\text{LOAD}}$	Enters LDO mode when the required duty cycle is greater than the maximum duty cycle limit which is defined by t <sub>OFF-MIN-BUCK</sub> .					
$V_{SUPPLY} < V_{LOAD}$	Out of regulation when the required duty cycle is g	reater than approximat	ely 99%			


### 8.3.20 Programmable Hiccup Mode Overload Protection (RES)

The device includes programmable hiccup mode overload protection which is enabled when a capacitor ( $C_{RES}$ ) is connected to the RES pin in buck configuration. The hiccup mode overload protection is disabled in boost configuration or RES is connected to VDD during initial power-on.

In normal operation,  $C_{RES}$  is discharged to ground and an internal fault counter counts the clocks when cycle-bycycle current limiting occurs. When the fault counter detects 256 cycles of switching with current limit on any buck channel, an internal hiccup mode off-timer forces the applicable channel to stop switching and starts sourcing 20  $\mu$  A of current (I<sub>RES</sub>) into C<sub>RES</sub>. During this hiccup mode overload protection, the off-time before the channel restart (T<sub>RES</sub>) is programmed by C<sub>RES</sub>. During T<sub>RES</sub>, the HO and the LO outputs are disabled and C<sub>SS</sub> is charged by I<sub>RES</sub>. When the RES pin voltage reaches the RES threshold (V<sub>RESTH</sub>), C<sub>RES</sub> is discharged by an internal RES pull-down switch, and C<sub>SS</sub> begins to charge with 30us delay. The 256 cycle fault counter is reset if eight consecutive switching cycles occur without current limit. LM5127-Q1 ZHCSMA4A - OCTOBER 2020 - REVISED DECEMBER 2020



\_\_\_\_\_





The device provides an independent fault counter per channel, but the RES pin is shared by all channels. The device allows that one channel is in the hiccup mode off while the other channels operate normally. In the event that multiple channels are in a fault condition, the last fault counter pulls the RES pin low and starts the RES capacitor charging cycle. Then, the multiple channels which are in the fault condition restart together when the RES pin voltage reaches  $V_{RESTH}$ . If CH2 and CH3 are configured as an interleaved dual-phase buck, the fault counters count the fault independently, but both CH2 and CH3 stop switching and restart together.




图 8-21. Hiccup Mode Overload Protection (Multiple Channel Faults)

The hiccup mode protection is also programmed during the initial configuration time. If RES is connected to VDD during the initial configuration time, the internal fault counter is disabled and the device operates with non-hiccup mode cycle-by-cycle current limit. If RES is connected to AGND, the applicable channel that detects 256 cycles of current limiting stops switching and then never restarts until the applicable channel's EN pin is toggled.






表 8-6. Overload Protection Configurations					
RES SELECTION		SINGLE-P	HASE		DUAL-PHASE
CH1 : BOOST CH1 : BUCK CH2 : BUCK CH3					CH2//CH3 : BUCK
RES = VDD			Cycle-by-cycle current limit		
RES =C <sub>RES</sub>	Cycle-by-cycle current limit	Hiccup mode current limit Latch-off mode current limit			
RES = AGND					

# 表 8-8. Overload Protection Configurations

### 8.3.21 MOSFET Drivers and Hiccup Mode Fault Protection (LO, HO, HB)

The device provides N-channel logic MOSFET drivers which can source a peak current of 2.2 A and sink a peak current of 3.3 A. The drivers are powered by VCC or HB, and enabled when EN is greater than  $V_{EN}$  and VCC is greater than  $V_{VCC-UVLO}$ .

When the low-side driver turns on, the SW pin voltage is approximately 0 V and the  $C_{HB}$  is charged from VCC through a boot diode. In boost configuration, the boot diode is internally connected from VCC to HB1. Connect external boot diodes in buck configuration. The recommended minimum value of  $C_{HB}$  is 0.1-  $\mu$  F.

The LO and HO outputs are controlled with an adaptive dead-time methodology which ensures that both outputs are not enabled at the same time. When the device commands LO to be enabled, the adaptive dead-time logic first disables HO and waits for HO-SW voltage to drop. LO is then enabled after a small delay. Similarly, the HO turnon is delayed until the LO-PGND voltage has discharged. HO is then enabled after a small delay. The adaptive dead-time circuit insures that both outputs are not enabled at the same time when  $Q_{G@5V}$  is less than 40 nC over the temperature.

If the minimum BIAS pin voltage is below  $V_{VCC-REG}$ , extra care should be taken when selecting the MOSFETs. Especially during start-up at low BIAS input voltage, the gate plateau voltage of the MOSFET should be less than the BIAS pin voltage to completely enhance the MOSFET. If the driver output voltage is lower than the MOSFET gate plateau voltage during start-up, the converter may not start up properly and it can stick at the maximum duty cycle in a high power dissipation state. This condition can be avoided by selecting a lower threshold MOSFET or by turning on the channel when the BIAS pin voltage is sufficient.




图 8-23. Driver Structure (Internal boot diode is available only in boost)

The hiccup mode protection is triggered by the HB UVLO in boost configuration. If the HB-to-SW voltage is less than the HB UVLO threshold ( $V_{HB-UVLO}$ ), the LO turns on for 75 ns to replenish the boost capacitor. The device allows up to four consecutive replenish switchings. After four consecutive boot replenish switching, the channel skips the boot replenish switching for 12 cycles. If the channel fails to replenish the boost capacitor after the four sets of the four consecutive replenish switching, the channel stops switching and enters hiccup mode fault protection.

If required, the slew rate of the switching node voltage is adjusted by the resistor in series with the HB pin up to  $5 \cdot \Omega$  in buck configuration. If required, use a gate resistor in parallel with a pulldown PNP transistor. Care should be taken when adding a gate resistor as this can decrease the effective dead-time.







图 8-24. Slew Rate Control (a) HB Resistor for Buck, (b) Gate Resistor with Pulldown PNP Transistor

### 8.3.22 Battery Monitor (BMOUT, BMIN\_FIX, BMIN\_PRG)

A battery monitor function is enabled when CH1 is configured as a buck, and at least one of the EN pins is greater than  $V_{EN}$  or VCC\_HOLD is greater than  $V_{SYNC}$ . If BMIN\_PRG is less than BMIN\_PRG threshold ( $V_{SLEEP}$ ) and BMIN\_FIX is greater than BMIN\_FIX threshold ( $V_{BMIN_FIX}$ ), BMOUT is connected to AGND. BMOUT opens when BMIN\_FIX is greater than  $V_{BMIN_FIX}$  or BMIN\_PRG is greater than  $V_{SLEEP}$ . By using a resistor voltage divider at BMIN\_PRG, the threshold of the battery monitor can be programmed, but the resistor divider and the internal 30-  $\mu$  A hysteresis current ( $I_{SLEEP}$ ) will drain the battery.



#### 图 8-25. Battery Monitor

To adjust the low battery voltage detection levels, select the battery monitor resistor values as follows. The low battery falling detection level should be lower than 5.7 V and the low battery rising detection level should be higher than 6.0 V to program.

$$R_{BMT} = \frac{\left(V_{LOWBAT-RISING} - 1.022 \times V_{LOWBAT-FALLING}\right)}{30\mu A}$$
(18)  

$$R_{BMB} = \frac{R_{BMT}}{\left(V_{LOWBAT-FALLING} - 1.0V\right)}$$
(19)

### 8.3.23 Dual-phase Interleaved Configuration for High Current Supply (CFG)


The device supports dual-phase interleaved buck configuration especially for a high current automotive processor supply. In the dual-phase configuration, COMP3 and SS3 should be left floating since the pins are internally connected to COMP2 and SS2, respectively. Also, FB3 should be grounded and PGOOD3 doesn't




work. In this configuration, it is allowed to turn on CH2 while CH3 is in shutdown, but it is not allowed to turn on CH3 while CH2 is in shutdown.

In the dual-phase configuration, the EN2 pin works as a primary enable pin for both CH2 and CH3. Both CH2 and CH3 shut down when the EN2 pin is less than  $V_{EN}$ . The EN3 pin controls only the CH3 in the dual-phase configuration , which helps to add or drop just one phase.

To achieve a better inductor current balancing between two channels, it is recommended to connect both CSB1 and CSB2 at the same point on the PC board, close to the one of low-ESR output capacitors





### 8.3.24 Thermal Shutdown Protection

An internal thermal shutdown is provided to protect the device in case that the junction temperature exceeds 175°C. When the thermal shutdown is activated, the device is forced into a low power thermal shutdown state with the MOSFET drivers and the VCC regulator disabled. After the junction temperature is reduced (typical hysteresis is 15°C), the device restarts.

#### 8.3.25 External VCCX Supply Reduces Power Dissipation

The maximum power dissipation of the device is limited by the maximum ambient temperature and the power dissipation of the device. The power dissipation of the device is calculated as follows.

$$P_{IC} = V_{BIAS} \times \left( I_{BIAS} + \frac{0.5}{R_T} + 6 \times Q_{G@5V} \times f_{SW} \right)$$
(20)

By supplying the external VCCX supply, the power dissipation of the device can be dramatically reduced. The power dissipation of the device with 5 V VCCX is calculated as follows.

$$P_{IC} = V_{BIAS} \times I_{BIAS} + 5 \times \left(\frac{0.5}{R_{T}} + 6 \times Q_{G@5V} \times f_{SW}\right)$$
(21)

The junction temperature of the device is estimated as follows.

$$T_{J} = T_{A} + R_{\theta JA} \times P_{IC}$$
<sup>(22)</sup>

# 8.4 Device Functional Modes

#### 8.4.1 Device Status

#### 8.4.1.1 Shutdown Mode

When all EN pins are less than  $V_{EN}$  and VCC\_HOLD pin is less than  $V_{SYNC}$ , the device shuts down with all functions disabled, consuming less than 3  $\mu$  A from the BIAS pin.

#### 8.4.1.2 Configuration Mode

During the initial power-on, when at least one of the EN pins is greater than  $V_{EN}$ , or VCC\_HOLD is greater than  $V_{SYNC}$ , the device programs the light load switching mode, the output regulation target, the device configuration and the hiccup mode protection. To reset and reconfigure the device, all the EN pins and the VCC\_HOLD pin should be less than  $V_{EN}$  and  $V_{SYNC}$ , respectively, or VCC must be fully discharged. The preferred way to reconfigure the device is to toggle all three EN and VCC\_HOLD pins together.

### 8.4.1.3 Active Mode

After the initial configuration is finished, the device enters active mode with all functions enabled. In this active mode, the HB1 charge pump is enabled to support bypass mode operation if the CH1 is configured as a boost.

#### 8.4.1.4 Sleep Mode

When the device is configured as a skip mode, the buck channel enters sleep mode when the high-side driver skips switching 16 consecutive cycles at light/no load conditions.

### 8.4.1.5 Deep Sleep Mode

The device stops internal oscillator and enters low- $I_Q$  deep sleep mode when all enabled channels are in sleep mode, SLEEP1 is greater than  $V_{SLEEP1}$  and SENSE1 is greater than  $V_{BMIN\_FIX}$ . During deep sleep mode, the DIS switch opens to cut the leakage path through the SLEEP1 resistor divider and the FB1 resistor divider if SLEEP1 is greater than  $V_{SLEEP1}$  and SENSE1 is greater than  $V_{BMIN\_FIX}$ .


#### 8.4.1.5.1 Cutting Leakage Path in Deep Sleep Mode (DIS, SLEEP1, SENSE1)

If CH1 is configured as a boost, the battery monitor function is disabled and BMIN\_FIX, BMIN\_PRG, and BMOUT are used as SENSE1, SLEEP1, and DIS respectively in order to minimize battery drain in the deep sleep mode. The SENSE1 pin should be connected to the drain connection of the CH1 high-side MOSFET. The SLEEP1 resistor divider can be connected to the battery or the output of the boost converter through a resistor divider. The SLEEP1 pin can be connected to ground if deep sleep mode is not required.


STRUMENTS

www.ti.com.cn





#### 图 8-27. Deep Sleep when CH1 = Boost





#### 8.4.1.6 VCC HOLD Mode

After the initial configuration is finished, the device enters the VCC HOLD mode if all EN pins are less than  $V_{EN}$  and VCC\_HOLD is greater than  $V_{SYNC}$ . During the VCC\_HOLD mode, VCC and VDD are maintained and the battery monitor is enabled if buck configuration. The VCC\_HOLD mode is useful when the device needs to restart fast without the initial configuration time delay.

	SHUTDOWN	CONFIGURATION	ACTIVE (CHANNEL	SLEEP (CHANNEL	DEEP SLEEP	VCC HOLD		
			BASE) BASE)					
EN	All EN pins < 0.4 V			All EN pins < 0.4 V				
VCC_HOLD / SYNC / DITHER	< 0.4 V	At least one pin > 2.0 V	SYNC/DITHER enabled SYNC/DITHER disabled			> 2.0 V		
CFG/MODE	Disabled	Enabled	Disabled					

#### 表 8-9. Pin Status in Steady State #1 (When BIAS > ~ 5.5 V)



	表 8-9. Pin Status in Steady State #1 (When BIAS > ~ 5.5 V) (continued)									
	SHUTDOWN CONFIGURATION		ACTIVE SLEEP (CHANNEL (CHANNEL BASE) BASE)		DEEP SLEEP	VCC HOLD				
BIAS	I <sub>Q</sub> < 3 μ A	I <sub>Q</sub> < 150 μ A	I <sub>Q</sub> = 1.3 mA - 3.0 mA Not specified		I <sub>Q</sub> = ~2 μ Α	I <sub>Q</sub> < 25 μ A				
VCC	Discharged	VCC regulator is enabled	VCC regulator VCCX is n		Active with 1-mA current limit if VCCX is not in use.					
VCC-VCCX switch	Ope	n with diode path		Close	ed if VCCX > 4.4 V					
VCC-VDD switch		Open	Closed if at leas		Closed if VDDX is not in use.	Closed				
VDDX-VDD switch		Open	Closed if at leas		Closed if VDDX use (VOUT3 = Fixed 3.3 V)	Open				
RT		Disabled	Enal	oled	Disabled					
RES	Disabled	RES mode detection	Enabled if at lea is ac		Disabled					
SENSE1 (Boost)		Disabled	Enabled			Disabled				
SLEEP1 (Boost)		Disabled	Enal	bled	Disabled					
DIS switch (Boost)		Open	GN	ID	Open					
BMIN_FIX (Buck)	Disabled									
BMIN_PRG (Buck)		Disabled	Active	Enabled						
BMOUT switch (Buck)		Open								

# 表 8-10. Pin Status in Steady State #2 (When BIAS > 5.5 V)

	SHUTDOWN	CONFIGURATION	ACTIVE (CHANNEL BASE)	SLEEP (CHANNEL BASE)	DEEP SLEEP	VCC HOLD	
PGOOD (Boost)	GND (weak pull-down)	GND	Enabled, monitors UV	Monitors OV for bypass operation.	Open	GND	
PGOOD (Buck)	GND (weak pull-down)	GND	Enabled, monitors both UV and OV	Open	Open	GND	
FB (Boost)	Disabled	VOUT1 is adjustable.	Enab	led	Disab	led	
FB (Buck)	Disabled	FB mode detection	Enabled if VO	JT is adjustable. Ope	en otherwise.	Disabled	
COMP (Boost)	Discharged	GND	Enab	led	GN		
COMP (Buck)	Discharged	GND	Enabled. COM	IP3 = COMP2 if dua	-phase buck	GND	
SS (Boost)	Discharged	GND	Enabled	Pullup to VDD	Pullup to VDD	GND	
SS (Buck)	Discharged	GND	Enabled. SS3 = SS2 if dual-phase buck	Pullup	to VDD GND		
HB-SW (Boost)	Discharged	Charge pump is on	HB-SW $\approx$ 5 V	HB-SW $\approx$ 5 V by charge pump	Discharging. Charge pump is off		
HB-SW (Buck)	Discharged	Charged when VOUT <vcc< td=""><td>HB-SW <math>\approx</math>5 V</td><td></td><td colspan="3">Discharging</td></vcc<>	HB-SW $\approx$ 5 V		Discharging		
HO-SW (Boost)	Open	2-k $\Omega$ pulldown resistor	Switching	Pull up in bypass. Pull down otherwise	Pull up, but will be off when HB UV	Pull down	
HO-SW (Buck)	Open	2-k Ω pulldown resistor	Switching		Pull down	·	
LO-PGND (Boost)	Open	Pull down	Switching	Pull down			


## 表 8-9. Pin Status in Steady State #1 (When BIAS > ~ 5.5 V) (continued)


	SHUTDOWN	CONFIGURATION	ACTIVE (CHANNEL BASE)	SLEEP (CHANNEL BASE)	DEEP SLEEP	VCC HOLD				
LO-PGND (Buck)	Open	Pull down	Switching		Pull down					

### 表 8-10. Pin Status in Steady State #2 (When BIAS > 5.5 V) (continued)

### 8.4.2 Light Load Switching Mode

The light load switching mode of the device is programmed to either the forced PWM mode (FPWM) or skip mode during the initial configuration. When the device is programmed to FPWM mode, light load switching behavior of each channel can be dynamically changed between FPWM and diode emulation(DE) individually. See # 8.3.4 for more detailed information.





## 8.4.2.1 Forced PWM (FPWM) Operation


In FPWM, the inductor current conducts continuously at light or no load conditions, allowing a continuous conduction mode (CCM). The benefit of the forced PWM mode is the fast light load to heavy load transient response and constant frequency operation at light or no load conditions. The maximum reverse current is limited to  $300 \text{ mV} / R_{\text{DS}(\text{ON})}$  in the FPWM mode

## 8.4.2.2 Diode Emulation (DE) Operation (Connect R<sub>SS</sub> at SS)

In the diode emulation operation, inductor current flow is allowed only in one direction; from the input source to the output load. Each channel can be dynamically and independently programmable between FPWM and DE by connecting 57.6 k $\Omega$  R<sub>SS</sub> at the SS pin in parallel with C<sub>SS</sub> in FPWM mode. In boost configuration, the device monitors the SENSE1-SW1 voltage during the high-side switch on-time and turns off the high-side switch when the SENSE1-SW1 voltage falls down below V<sub>ZCD-BOOST</sub>. A reverse current flow through the high-side switch is prevented by latching off the high-side switch for the remainder of the PWM cycle. In buck configuration, the device monitors SW-PGND voltage during the low-side switch on-time and turns off the low-side switch when the



SW-PGND voltage crosses over  $V_{ZCD-BUCK}$ . A reverse current flow through the low-side switch is prevented by latching off the low-side switch for the remainder of the PWM cycle. The main benefit of the diode emulation is to lower the power loss at light load conditions.





#### 8.4.2.3 Forced Diode Emulation Operation in FPWM Mode

During soft-start, the device forces diode emulation while the SS pin voltage is less than 1.5 V. When the SS pin is greater than 1.5 V, the device reduces the soft-start current to 2  $\mu$  A and ramps the zero current detection (ZCD) threshold up/down to ±300 mV as shown in 🕅 8-31, following the SS pin voltage in order to achieve a smooth transition from diode emulation to FPWM. It is important to keep the peak-to-peak inductor current x R<sub>DS(ON)</sub> / 2 less than 300 mV for a proper FPWM operation at no load.







图 8-31. Dynamic Transition Between FPWM and Diode Emulation

#### 8.4.2.4 Skip Mode Operation

The light load efficiency can be increased further by entering the sleep mode more frequently and staying in the sleep mode longer. In skip mode, the device works in diode emulation, but the minimum peak current is limited to 10 mV/R<sub>S</sub> once the switch turns on. By limiting the minimum peak current, the converter supplies more current than the required, enters the sleep mode more frequently and stays longer in the sleep mode. In the skip mode configuration, the channel enters the sleep mode when the pulse skip counter detects 16 consecutive cycles of pulse skipping in active mode. Once the channel enters the sleep mode, the channel cannot re-enter the active mode during 4  $\mu$  s + one cycle minimum sleep time. During the sleep mode, error amplifier is active and the FB monitor monitors the internal FB node. The channel enters active mode after a 5  $\mu$  s delay if the COMP is greater than the COMP wake-up threshold (V<sub>WAKE-COMP</sub>) or the internal FB is less than the FB wake-up threshold (V<sub>WAKE-FB</sub>).

LM5127-Q1 ZHCSMA4A - OCTOBER 2020 - REVISED DECEMBER 2020



(b)

图 8-32. Skip Mode Operation (a) Sleep Mode Control (b) Waveforms



#### 8.4.3 LM5127 Cheat Sheet

#### 表 8-11. LM5127 Cheat Sheet

	衣 0-11. LW5127 Cheat Sheet
DEVICE CONFIGURATON	NOTES
Boost/SEPIC + Buck + Buck	Configuration is latched during initial start-up.
Boost/SEPIC + 2PH Buck	Configuration is latched during initial start-up.
Buck + Buck + Buck	Configuration is latched during initial start-up.
Buck + 2PH Buck	Configuration is latched during initial start-up.
OUTPUT REGULATION SELECTION	NOTES
Fixed 3.3 V	Supported in buck. The regulation target is latched during initial start-up.
Fixed 5.0 V	Supported in buck. The regulation target is latched during initial start-up.
Adjustable from 0.8 to 42 V	Supported in boost and buck. Dynamically programmable during operation.
LIGHT LOAD SWITCHING MODE	NOTES
Skip mode	Apply to all channels. The mode is latched during initial start-up.
FPWM mode	Apply to all channels. The mode is latched during initial start-up.
DE operation in FPWM mode	Dynamically changeable between FPWM and DE during operation.
HICCUP MODE PROTECTION	NOTES
Hiccup mode protection	Apply to all channels. The mode is latched during initial start-up.
Latch-off mode protection	Apply to all channels. The mode is latched during initial start-up.
Cycle-by-cycle current limit	Apply to all channels. The mode is latched during initial start-up.
SWITCHING FREQUENCY	NOTES
RT programming	Apply to all channels. Dynamically programmable during operation.
SYNC	Apply to all channels. Dynamically programmable during operation. Dynamically changeable between SYNC and RT switching during operation.
DITHER	Apply to all channels. Dynamically programmable during operation. Dynamically changeable between DITHER and RT switching during operation.
FUNCTION	NOTES
Enable	Dedicated pin per channel
Soft-start	Dedicated pin per channel. SS3 is disabled in dual-phase buck.
PGOOD	Dedicated pin per channel. PGOOD3 is disabled in dual-phase buck.
DEVICE/CHANNEL STATUS	NOTES
Shutdown mode	Apply to all channels.
Configuration mode	Apply to all channels.
Active mode	Each channel works individually.
Sleep mode	Each channel works individually.
Deep sleep mode	Apply to all channels.
VCC HOLD mode	Apply to all channels.
PULSE WIDTH MODULATION TYPE	NOTES
Normal PWM operation	Available in both boost and buck.
Pulse skipping operation	Available in both boost and buck.
Bypass mode operation	Available in boost.
,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,,	Available in buck.
LDO mode operation	
LDO mode operation SPECIAL DEVICE/CHANNEL STATUS	NOTES
•	
SPECIAL DEVICE/CHANNEL STATUS	NOTES           Each channel enters hiccup mode off individually. CH2 and CH3 enter hiccup mode off



# 9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

TI provides application note which explaining how to design single boost, single buck and dual phase buck using the device. This comprehensive application note includes component selections and loop response optimization

See How to Design Single Boost, Single Buck and Dual Phase Buck Using the LM5127 for more information.

#### 9.2 Typical Application

8 9-1 shows typical application of the device. See # 9.3 for more system examples.





图 9-1. Pre-Boost + Two Single-phase Bucks

#### 9.2.1 Design Requirements

 $\frac{1}{8}$  9-1 shows the intended input, output, and performance parameters for this application example.

表 9-1. Design Example Parameters

DESIGN PARAMETER	VALUE
Boost input voltage range (V <sub>SUPPLY</sub> )	3 V to 42 V (5 V required for start-up)
CH1 boost output voltage (V <sub>LOAD1</sub> )	6.8 V
CH2 buck output voltage (V <sub>LOAD2</sub> )	5.0 V
CH3 buck output voltage (V <sub>LOAD3</sub> )	3.3 V
CH1 maximum load current (I <sub>LOAD1</sub> )	10 A
CH2 maximum load current (I <sub>LOAD2</sub> )	5 A
CH3 maximum load current (I <sub>LOAD3</sub> )	7 A
Typical switching frequency (f <sub>SW</sub> )	440 kHz





#### 9.2.2 Detailed Design Procedure

Use the Quick Start Calculator to expedite the process of designing of a regulator for a given application based on the LM5127-Q1 device. Download the LM5127 Quick Start Calculator for detailed design procedure.

See the LM5127EVM-FLEX Evaluation Module EVM user's guide for recommended components and typical application curves.

#### 9.2.2.1 Recommended Power Tree Architecture

- It is strongly recommended to have at least one fixed 5-V rail and connect the 5 V output to the VCCX pin.
- If battery monitor is required, configure CH1 buck.
- If 3.3-V rail is required, program the VOUT3 to the fixed 3.3 V and utilize the VDDX function.
- SEPIC configuration is good when the load current is less than about 3 4 A. In the SEPIC configuration, the maximum input voltage has to be limited below 42 V - V<sub>VOUT1</sub> since the SW node voltage is V<sub>SUPPLY</sub> plus V<sub>LOAD</sub> in the SEPIC configuration and switching noise should be considered.
- The maximum load current of the single buck channel can be up to about 20 A with proper thermal management.
- The maximum load current of the dual-phase buck can be up to about 40 A with proper thermal management.
- Cascaded configuration is allowed.
- The BIAS pin should be connected to the highest voltage rail in the system because the internal charge pump creates BIAS + 5 V rail for HB1. Especially, the BIAS pin should be connected to the output of the boost converter in boost configuration.
- Populate 100 pF C<sub>SS</sub> if CH1 is used as a pre-boost.
- The CH2 buck input voltage can be higher or lower than the CH3 buck input voltage, but the BIAS pin should be always connected to the highest potential input voltage.

#### 9.2.2.2 Application Ideas

For applications requiring the lowest cost with minimum conduction loss, inductor DC resistance (DCR) can be used to sense the inductor current rather than using a sense resistor.  $R_{DCRC}$  and  $C_{DCRC}$  must meet 5  $\pm$  23 to match the time constant.





图 9-2. DCR Current Sensing (a) Buck, (b) Boost

 $\frac{L_{M}}{R_{DCR}} = R_{DCRC} \times C_{DCRC}$ 

(23)


When CH1 is used as a pre-boost, the output undershoot during a cold-cranking event can be minimized by adding an R-C in parallel with the low-side feedback resistor. A lower value of  $R_{OS}$  will result in a lower output undershoot (see [m] 9-3). The C<sub>OS</sub> value should be large enough not to affect loop response in normal operation. Use 20-k  $\Omega$  and 4.7-nF combination as a starting point and then adjust the values if required.






### 图 9-3. VOUT Boost Circuit

The light load switching mode can be dynamically programmed during operation between FPWM and DE mode.





If required, an additional PGOOD or BMOUT delay can be programmed using an external circuit.




图 9-5. Additional PGOOD / BMOUT Delay

Sequential start-up can be realized by using the PGOOD pins.






图 9-6. Sequential Start-up

Switching can be stopped individually by pulling down the SS pins.





图 9-7. Stop Switching using SS Pin

## 9.2.3 Application Curves



## 9.3 System Examples

The BIAS and the SENSE1 pins should be connected to the output of the boost converter in this pre-boost + two single buck configuration.



LM5127-Q1 ZHCSMA4A - OCTOBER 2020 - REVISED DECEMBER 2020




图 9-10. Pre-Boost + Two Single-phase Bucks Configuration

The BIAS and the SENSE1 pins should be connected to the output of the boost converter in this pre-boost + dual-phase buck configuration.




图 9-11. Pre-Boost + Dual-phase Buck Configuration

The BIAS pin should be connected to the input of the buck converter in this three single buck configuration.




图 9-12. Three Single-phase Bucks + Battery Monitor Configuration

The BIAS pin should be connected to the input of the buck converter in this dual-phase buck + single buck configuration.








图 9-13. Dual-phase Buck + Single-phase Buck + Battery Monitor Configuration


The BIAS and the SENSE1 pins should be connected to the output of the boost converter in this configuration.





The BIAS and the SENSE1 pins should be connected to the buck converter input. The SW1 pins should be connected to the PGND1 pin. HO1 pin can be left floating. The HB1 pin should be connected to the VCC pin in non-synchronous boost configuration.





The BIAS pin should be connected to the buck converter input. The SENSE1 and SW1 pins should be connected to the PGND1 pin. HO1 should be connected to the high-side MOSFET through an AC coupling capacitor. HB1 should be connected to VCC in this synchronous SEPIC configuration.

Copyright © 2021 Texas Instruments Incorporated






图 9-16. Dual-phase Buck in Parallel with Synchronous SEPIC Configuration

# **10 Power Supply Recommendations**

The device is designed to operate from a power supply or a battery whose voltage range is from 0.8 V to 42 V. The input power supply must be able to supply the maximum boost supply voltage and handle the maximum input current at 0.8 V. The impedance of the power supply and battery including cables must be low enough that an input current transient does not cause an excessive voltage drop. Additional input ceramic capacitors may be required at the supply input of the converter.



# 11 Layout

# **11.1 Layout Guidelines**

These items must be applied to every channel.

- Populate the device on the top layer.
- Connect the PGND1, PGND2, and PGND3 pins to the DAP directly on the top layer.
- Populate a common 10-  $\mu$  F VCC capacitor between VCC and DAP on the bottom layer.
- Use a differential mode filters (100  $\Omega$  and 220 pF) at CSA-CSB. Connect the 100  $\Omega$  to CSA.
- Route CSA and CSB traces in parallel.
- Populate 0.1-  $\mu$  F HB capacitors between HB and SW on the top layer.
- Connect the SENSE1 pin to the drain connection of the high-side MOSFET in boost.
- · Connect the SENSE1 pin to the output in SEPIC topology.
- Connect a 1-  $\mu$  F BIAS capacitor between BIAS and ground.
- Connect a 0.1-  $\mu$  F VDD capacitor between VDD and AGND.
- Connect the loop compensation components between COMP to AGND.

These items must be applied to every buck channel.

- Populate 0.1- µ F local VCC capacitors between VCC and PGND on the top layer.
- Populate local boot diodes (Schottky diode) from the positive connection of the local VCC capacitors to the positive connection of the HB capacitors on the top layer.
- Populate minimum 1.5-  $\Omega$  gate resistors from HO to the gate of high-side MOSFET and populate pull-down PNP transistors in parallel.
- Populate minimum 1.5-  $\Omega$  gate resistors from LO to the gate of low-side MOSFET and populate pull-down PNP transistors in parallel.
- Use the low-side MOSFET whose  $r_{DS(on)}$  is greater than 8 m  $\Omega$  at the room temperature.
- Connect the source connection of the low-side MOSFET to PGND directly with minimum 2.5-mm width trace (length < 0.8 inch).</li>
- Connect the drain connection of the low-side MOSFET to SW directly with minimum 2.5-mm width trace (length < 0.8 inch).</li>
- Route SW and PGND in parallel.

These items must be applied when CH2 and CH3 are configured as a dual-phase interleaved buck.

- Place two R<sub>S</sub> resistors as close as possible.
- Place a ceramic output capacitor from the midpoint between two resistors and output ground.



## 11.2 Layout Example




图 11-1. PCB Layout Example



# 12 Device and Documentation Support

#### **12.1 Device Support**

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 12.1.2 Development Support

For development support see the following:

- LM5127-Q1 Quick Start Calculator
- How to Design Single Boost, Single Buck and Dual Phase Buck Using the LM5127

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, LM5127EVM-FLEX Evaluation Module

#### 12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点:请参阅 TI 的《使用条款》。

### 12.5 Trademarks

#### TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

## 12.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

#### 12.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5127QRGZRQ1	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 150	LM5127Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **RGZ 48**

7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGZ0048M**



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RGZ0048M**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RGZ0048M**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司