








LM63610-Q1

ZHCSOA2A - JULY 2020 - REVISED JULY 2021

LM63610-Q1 3.5 V 至 36 V 1A 汽车降压转换器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 器件温度等级 1: -40°C 至 +125°C 环境工作 温度范围
- 提供功能安全
 - 可帮助进行功能安全系统设计的文档
- 支持汽车系统要求
 - 输入电压范围: 3.5V 至 36V
 - 最短导通时间很短,只有 50ns
 - 良好的 性能 假随机扩频
 - 符合 CISPR 25 标准
 - 23µA 的低工作静态电流
 - 结温范围: -40°C 至 +150°C
- 很高的设计灵活性
 - 引脚可选 V_{OUT}: 3.3V、5V、可调节 1V 至 20V
 - 与 LM63615/LM63625/LM63635 (1.5A、2.5A 或 3.25A) 之间引脚兼容
 - 引脚可选频率: 400kHz、2.1MHz、 可调节 250kHz 至 2200kHz
 - 引脚可选 FPWM、AUTO、同步模式
 - TSSOP: 热增强型封装
 - WSON:适用于空间受限型应用
- 小解决方案尺寸
 - 高度集成的解决方案
 - 低元件数



2 应用

- 汽车信息娱乐系统与仪表组
- 汽车车身电子装置和照明
- 汽车 ADAS


3 说明

LM63610-Q1 稳压器是一系列简单易用的同步降压直 流/直流转换器,适用于条件严苛的汽车类应用。 LM63610-Q1 能够使用高达 36V 的输入电压驱动高达 1A 的负载电流。该转换器以较小的解决方案尺寸提供 出色的轻载效率和输出精度。RESET标志和精密使能 端之类的特性可以为各种应用提供灵活且易于使用的解 决方案。轻负载时的自动频率折返可以提高效率,同时 维持严格的负载调节。此器件通过集成技术消除了很多 外部元件,并提供专为实现简单 PCB 布局而设计的引 脚排列方式。保护特性包括热关断、输入欠压锁定、逐 周期电流限制和断续短路保护。LM63610-Q1 可采用 具有 PowerPAD™ 的 HTSSOP 16 引脚封装和 WSON 12 引脚封装。有关 WSON 封装的供货情况,请联系 德州仪器 (TI)。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
LM63610-Q1	HTSSOP (16)	5.00mm × 4.00mm
LM63610-Q1	WSON (12)	3.00mm × 3.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)



5V Vout、2.1MHz 下的典型效率



Table of Contents

1 特性	1	8.3 Feature Description	14
2 应用		8.4 Device Functional Modes	
- ፫/.1 3 说明		9 Application and Implementation	23
4 Revision History		9.1 Application Information	23
5 Device Comparison Table		9.2 Typical Application	
6 Pin Configuration and Functions		9.3 What to Do and What Not to Do	34
7 Specifications		10 Power Supply Recommendations	35
7.1 Absolute Maximum Ratings		11 Layout	
7.2 ESD Ratings		11.1 Layout Guidelines	
7.3 Recommended Operating Conditions		11.2 Layout Example	
7.4 Thermal Information		12 Device and Documentation Support	
7.5 Electrical Characteristics		12.1 Documentation Support	
7.6 Timing Characteristics		12.2 接收文档更新通知	
7.7 Switching Characteristics		12.3 支持资源	39
7.8 System Characteristics		12.4 Trademarks	
7.9 Typical Characteristics		12.5 Electrostatic Discharge Caution	39
8 Detailed Description		12.6 术语表	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	39

4 Revision History

С	hanges from Revision * (July 2020) to Revision A (July 2021)	Page
•	向 <i>特性</i> 部分添加了功能安全要点	1
•	Updated the values in 图 9-1	23
•	Updated the calculated values for the output capacitance	26
	Updated 表 9-3 to reflect the maximum current (1 A)	



5 Device Comparison Table

DEVICE OPTION	SAMPLE ORDER NUMBER	PACKAGE	RATED CURRENT	BODY SIZE (NOM)
LM63610DQ	See the orderable addendum at the end of the data sheet.	PWP0016D (HTSSOP)	1 A	5.00 mm × 4.00 mm
LM63610DQ		DRR0012 (WSON)	17	3.00 mm × 3.00 mm



6 Pin Configuration and Functions




图 6-1. PWP Package 16-Pin HTSSOP With PowerPAD Top View




图 6-2. WSON Package 12-Pin DRR0012 With PowerPad Top View

Product Folder Links: LM63610-Q1

表 6-1. Pin Functions

	PII	N		DESCRIPTION
TSSOP	WSON	NAME	TYPE	DESCRIPTION
1, 2	1	SW	Р	Regulator switch node. Connect to power inductor.
3	2	СВООТ	Р	Boot-strap supply voltage for internal high-side driver. Connect a high-quality, 220-nF capacitor from this pin to the SW pin.
4	3	VCC	А	Internal 5-V LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for regulator functions. Connect a high-quality, 1-µF capacitor from this pin to PGND.
5	4	RT	А	Frequency programming input. Tie to VCC for 400 kHz; or to AGND for 2.1 MHz or connect to an R_T timing resistor. See the <i>Switching Frequency Selection</i> section for details. Do not float.
6	Output voltage select input. Tie to VCC for 5-V output or to AGND for 3.3-V output 5 VSEL A connect to a 10-k Ω for an adjustable output. See the <i>Output Voltage Selection</i> see for details. Do not float.			
7	6	SYNC/MODE	Α	Mode selection and synchronization input. Tie to VCC for FPWM mode; or to AGND for AUTO mode; or supply an external synchronizing clock to this input.
8	7	RESET	Α	Open drain power-good flag output. Connect to suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. Flag pulls low when EN = Low. Can be open when not used.
9	8	FB	Α	Feedback input to regulator. Connect to output capacitor for 5-V or 3.3-V fixed option; or tap point of feedback voltage divider for ADJ option. Do not float; do not ground.
10	9	AGND	G	Analog ground for regulator and system. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.
11	10	EN	Α	Enable input to regulator. High = ON, Low = OFF. Can be connected directly to VIN. Do not float.
12, 13	12	VIN	Р	Input supply to regulator. Connect a high-quality bypass capacitors directly to this pin and PGND.
14	11	NC	-	No internal connection to device
15, 16	13	PGND	G	Power ground terminal. Connect to system ground and AGND. Connect to bypass capacitor with short wide traces.
17	13	DAP	G	Electrical ground and heat sink connection. Solder directly to system ground plane.
A = Anal	og, P = Po	ower, G = Ground		



7 Specifications

7.1 Absolute Maximum Ratings

Over the recommended junction temperature range⁽¹⁾

	PARAMETER	MIN	MAX	UNIT
	VIN to PGND (HTSSOP package)	- 0.3	40	V
	VIN to PGND (WSON package)	- 0.3	42	V
	EN to AGND (HTSSOP package)	- 0.3	40	V
	EN to AGND (WSON package)	- 0.3	42	V
	SYNC/MODE to AGND	- 0.3	6	V
	VOUT_SEL and RT to AGND	- 0.3	5.5	V
	RESET to AGND	- 0.3	16	V
	FB to AGND (Fixed VOUT mode)	- 0.3	16	V
	FB to AGND (Adjustable VOUT mode)	- 0.3	5.5	V
	AGND to PGND	- 0.3	0.3	V
	SW to PGND for transients of less than 10ns (HTSSOP package)	-6	40	V
	SW to PGND for transients of less than 10ns (WSON package)	-6	42	V
	BOOT to SW	- 0.3	5.5	V
	VCC to AGND	- 0.3	5.5	V
T _J	Junction temperature	- 40	150	°C
T _{stg}	Storage temperature	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Clasification Level 2	±2000	V		
	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD clasiffication Level C5	±750	V	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

Over the recommended junction temperature range of -40 °C to 150 °C (unless otherwise noted)(1)

	MIN	MAX	UNIT
SYNC/MODE, VOUT_SEL and RT to AGND	0	5	V
RESET	0	5	V
V _{OUT} ⁽²⁾	1	20	V
V _{CC}	2.7	5.25	V

⁽¹⁾ Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see the *Electrical Characteristics Table*.

Submit Document Feedback

⁽²⁾ Under no conditions should the output voltage be allowed to fall below zero volts.



7.4 Thermal Information

		LM636x5	LM636x5	
	THERMAL METRIC ⁽¹⁾	DRR0012 (WSON)	HTSSOP (PWP)	UNIT
		12 PINS	16 PINS	
R ₀ JA	Junction-to-ambient thermal resistance ⁽²⁾	47.4	43.1	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	44.6	35.4	°C/W
R _{θ JB}	Junction-to-board thermal resistance	20.7	18.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.7	0.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	20.7	18.5	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	6.3	4.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ The value of R_{☉ JA} given in this table is only valid for comparison with other packages and can not be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For design information please see the *Maximum Ambient Temperature* section.



7.5 Electrical Characteristics

Limits apply over the junction temperature (T_J) range of -40° C to $+150^{\circ}$ C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: $V_{IN} = 13.5$ $V_{IN}^{(1)}$

V.(1)	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY \	VOLTAGE (VIN PIN)	1201 201121110110				
V _{IN}	Minimum operating input voltage				3.5	V
I _Q	Non-switching input current; measured at VIN pin ⁽²⁾	V _{EN} = 3.3 V _{FB} = 1.2x regulation point		23	40	μA
I _{SD}	Shutdown quiescent current; measured at VIN pin	V _{EN} = 0		5.3	10	μA
V _{UVLO_R}	Minimum operating voltage threshold	Rising V _{IN} , I _{VCC} = 0			3.5	V
V _{UVLO_F}	Minimum operating voltage threshold	Falling V _{IN} , I _{VCC} = 0	2.6		3	V
I _{POR}	Pull down current on SW when OVP is triggered	V _{EN} = 0 V _{SW} = 5 V	0.5	1.5	2.5	mA
ENABLE						
V _{EN-VCC}	VCC enable voltage	V _{EN} rising		0.85		V
V _{EN-H}	Precision enable high level for VOUT	V _{EN} rising	1.425	1.5	1.575	V
V _{EN-L}	Precision enable low level for VOUT	V _{EN} falling	0.9	0.94		V
I _{LKG-EN}	Enable input leakage current	V _{EN} = 13.5 V	- 100	0.2	150	nA
OUTPUT	VOLTAGE SELECTION (VSEL PIN)					
R _{SEL-ADJ}	Resistor range for valid adjustable output voltage selection at startup		8		50	kΩ
INTERNA	L LDO					
V _{CC}	Internal VCC voltage	$6 \text{ V} \leqslant \text{V}_{\text{IN}} \leqslant \text{Max Operating V}_{\text{IN}}$	4.75	5	5.25	V
V _{CCM}	VCC Clamp Voltage	1mA sourced into VCC	5.25	5.55	5.8	V
	REFERENCE (FB PIN)					
V _{FB_ADJ}	Feedback voltage	V _{IN} = 3.5-Max Operating V _{IN}	0.985	1	1.015	V
V _{FB_5V}	Feedback voltage	V _{IN} = 5.5-Max Operating V _{IN}	4.925	5	5.075	V
V _{FB_3p3V}	Feedback voltage	V _{IN} = 3.8-Max Operating V _{IN}	3.25	3.3	3.35	V
I _{FB_ADJ}	Input leakage current at FB PIN	FB = 1.0 V		0.2	100	nA
I _{FB_5V}	Input leakage current at FB PIN	FB = 5.0 V		2.89	3.4	μA
I _{FB_3p3V}	Input leakage current at FB PIN	FB = 3.3V		1.67	2	μA
CURREN [*]	TLIMITS				·	
I _{SC}	Short circuit high side current Limit		1.9	2.25	2.7	Α
I _{LS-LIMIT}	Low side current limit	1-A Version	1.5	1.8	2.12	Α
I _{PEAK-MIN}	Minimum Peak Inductor Current	1-A version		0.375	0.7	Α
I _{L-NEG}	Negative current limit		- 1.49	- 1.2	- 0.75	Α
V _{HICCUP}	Hiccup threshold on FB pin		37%	42%	47%	
POWER (GOOD (RESET PIN)					
V _{RESET-} HIGH	RESET upper threshold - Rising	% of FB voltage	110%	112%	115%	
V _{RESET-} LOW	RESET lower threshold - Falling	% of FB voltage	91%	93%	95%	
V _{RESET} - HYS	RESET hysteresis	% of FB voltage,	1.1%	1.8%	2.5%	
V _{RESET_V}	Minimum input voltage for proper PG function	Measured when V _{RESET} < 0.4 V with 10kOhm pullup to external 5-V	0.7	1.04	1.25	V
R _{RESET}	RESET ON resistance,	V _{EN} = 5.0 V, 1mA pull-up current		60	150	Ω

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

Limits apply over the junction temperature (T_J) range of -40° C to $+150^{\circ}$ C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 13.5 $V_{.}^{(1)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{RESET}	RESET ON resistance,	V _{EN} = 0 V, 1mA pull-up current		40	125	Ω
OSCILLA	ATOR (SYNC/MODE PIN)					
V _{SYNC} -	Sync input and mode high level threshold			1.5	1.8	V
V _{SYNC-} HYS	Sync input hysteresis			0.355		V
V _{SYNC-} LOW	Sync input and mode low level threshold		0.8	1.15		V
R _{SYNC}	Pulldown on MODE pin			100		kΩ
MOSFET	S(2)					
R _{DS-ON-} HS	High-side MOSFET on-resistance	Load = 1 A		93		mΩ
R _{DS-ON-} LS	Low-side MOSFET on-resistance	Load = 1 A		61		mΩ
V _{CBOOT} -	Cboot - SW UVLO threshold ⁽³⁾			2.13		V

⁽¹⁾ MIN and MAX limits are 100% production tested at 25°C. Limits over the operating temperature range verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

⁽²⁾ This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.

⁽³⁾ When the voltage across the C_{BOOT} capacitor falls below this voltage, the low side MOSFET is turn to recharge the boot capacitor



7.6 Timing Characteristics

Limits apply over the junction temperature (T_J) range of -40° C to $+150^{\circ}$ C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 13.5 $V_{c}^{(1)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURREN	T LIMITS AND HICCUP				1	
N _{OC}	Number of switching current limit continuous events before hiccup is tripped			128		Cycles
t _{OC}	Overcurrent hiccup retry delay time		70	104	140	ms
t _{OC_active}	Time after soft start done timer before hiccup current protection is enabled		11	16	22	ms
SOFT ST	ART					
t _{SS}	Internal soft-start time		1	1.6	2.2	ms
t _{SS_DONE}	Soft-start done timer		5	8	11	ms
POWER (GOOD (/RESET PIN) and OVERVOLTAGE	PROTECTION	ı		"	
t _{dg}	RESET edge deglitch delay		10	17	30	μs
t _{RISE} -	RESET active time	Time FB must be valid before RESET is released.	2	3	5	ms
OSCILLA	TOR (SYNC/MODE PIN)					
t _{ON_OFF} -	Sync input ON and OFF-time		100			ns

⁽¹⁾ MIN and MAX limits are 100% production tested at 25°C. Limits over the operating temperature range are verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

Product Folder Links: LM63610-Q1

7.7 Switching Characteristics

Limits apply over the junction temperature (T_J) range of -40° C to $+150^{\circ}$ C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 13.5 $V_{c}^{(1)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
PWM LIMITS (SW PINS)								
t _{ON-MIN}	Minimum switch on-time	V _{IN} =12 V, I _{SW} = 1 A		50	75	ns		
t _{OFF-MIN}	Minimum switch off-time	V _{IN} = 5 V		50	100	ns		
t _{ON-MAX}	Maximum switch on-time	HS timeout in dropout	5.4	7	10	μs		
OSCILLA	ATOR (RT and SYNC PINS)							
f _{OSC}	Internal oscillator frequency	RT = GND	1.85	2.1	2.35	MHz		
f _{OSC}	Internal oscillator frequency	RT = VCC	360	400	440	kHz		
f _{ADJ1}		RT = 66.5 k Ω , 1%		240		kHz		
f _{ADJ2}		RT = 7.15 k Ω , 1%		2200		kHz		
f _{SYNC}	Synchronization Frequency Range		250		2200	kHz		
SPREAD	SPECTRUM							
f _{PSS (2)}	Spread spectrum pseudo random pattern frequency	FOSC= 2.1 MHz		0.98		Hz		
f _{SPREAD}	Spread of internal oscillator with Spread Spectrum Enabled	LM636x5DQ Option (HTSSOP package)	- 3.6%		3.6%			
f _{SPREAD}	Spread of internal oscillator with Spread Spectrum Enabled	LM636x5DQ Option (WSON package)	- 5%		5%			

⁽¹⁾ MIN and MAX limits are 100% production tested at 25°C. Limits over the operating temperature range are verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).



7.8 System Characteristics

The following specifications apply only to the typical applications circuit with nominal component values. Specifications in the typical (TYP) column apply to T_J = 25°C only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of $T_J = -40^{\circ}$ C to 150°C. These specifications are not ensured by production testing.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
SUPPLY VOLTAGE (VIN PIN)								
Input supply current when in regulation $V_{IN} = 12 \text{ V}, V_{OUT} = 3.3 \text{ V}, I_{OUT} = 0 \text{ A}, R_{FBT} = 1 \text{ M} \Omega$			23		μΑ			
Dropout voltage; (V _{IN} - V _{OUT})	V _{OUT} = 5 V, I _{OUT} = 1 A, f _{SW} = 1850 kHz		0.95		V			
Dropout voltage; (V _{IN} - V _{OUT})	V_{OUT} = 5 V, I_{OUT} = 1 A, V_{OUT} -1% of regulation, f_{SW} = 140 kHz	150		mV				
Maximum switch duty cycle ⁽²⁾	V _{IN} = V _{OUT} = 12 V _{OUT} = 1 A		98%					
E REFERENCE (FB PIN)				·				
V _{OUT} = 5 V	V_{IN} = 7 V to 30 V , I_{OUT} = 1 A to full load, CCM	- 1.5%		1.5%				
V _{OUT} = 5 V	V_{IN} = 7 V to 30 V, I_{OUT} = 0 A to full load, AUTO mode	- 1.5%		2.5%				
V _{OUT} = 3.3 V	V_{IN} = 3.8 V to 30 V , I_{OUT} = 1 A to full load, CCM	- 1.5%		1.5%				
V _{OUT} = 3.3 V	V_{IN} = 3.8 V to 30 V , I_{OUT} = 0 A to full load, AUTO mode	- 1.5%		2.5%				
Delay from sync clock staying low to PFM entry			100		ns			
Delay from sync clock staying high to default frequency			100		ns			
L SHUTDOWN				-				
Thermal shutdown temperature	Shutdown temperature	155	163	175	°C			
Thermal shutdown temperature	Recovery temperature		150		°C			
	Input supply current when in regulation Dropout voltage; (V _{IN} - V _{OUT}) Dropout voltage; (V _{IN} - V _{OUT}) Maximum switch duty cycle ⁽²⁾ EREFERENCE (FB PIN) V _{OUT} = 5 V V _{OUT} = 5 V V _{OUT} = 3.3 V Delay from sync clock staying low to PFM entry Delay from sync clock staying high to default frequency L SHUTDOWN Thermal shutdown temperature	VOLTAGE (VIN PIN) Input supply current when in regulation Dropout voltage; (V _{IN} - V _{OUT}) Dropout voltage; (V _{IN} - V _{OUT}) Maximum switch duty cycle ⁽²⁾ EREFERENCE (FB PIN) Vout = 5 V, Iout = 1 A, Vout = 1 A of full load, CCM Vout = 5 V Vout = 12 Vout = 1 A of full load, CCM Vout = 5 V Vout = 12 Vout = 1 A of full load, CCM Vout = 12 Vout = 1 A of full load, CCM Vout = 12 Vout = 1 A of full load, CCM Vout = 12 Vout = 1 A of full load, CCM Vout = 12 Vout = 1 A of full load, CCM Vout = 12 Vout = 1 A of full load, CCM Vout = 12 Vout = 1 A of full load, CCM Vout = 12 Vout = 1 A of full load, AUTO mode Vout = 12 Vout = 1 A of full load, AUTO mode Vout = 3.3 V Vout = 3.8 V to 30 V, Iout = 1 A to full load, CCM Vout = 3.3 V Vout = 3.8 V to 30 V, Iout = 1 A to full load, AUTO mode Delay from sync clock staying low to PFM entry Delay from sync clock staying high to default frequency LESHUTDOWN Thermal shutdown temperature Shutdown temperature	VOLTAGE (VIN PIN) Input supply current when in regulation V _{IN} = 12 V, V _{OUT} = 3.3 V, I _{OUT} = 0 A, R _{FBT} = 1 M Ω Dropout voltage; (V _{IN} − V _{OUT}) V _{OUT} = 5 V, I _{OUT} = 1 A, V _{OUT} -1% of regulation, f _{SW} = 140 kHz Maximum switch duty cycle ⁽²⁾ V _{IN} = V _{OUT} = 12 V _{OUT} = 1 A E REFERENCE (FB PIN) V _{IN} = 7 V to 30 V, I _{OUT} = 1 A to full load, CCM V _{OUT} = 5 V V _{IN} = 7 V to 30 V, I _{OUT} = 0 A to full load, AUTO mode V _{OUT} = 3.3 V V _{IN} = 3.8 V to 30 V, I _{OUT} = 1 A to full load, CCM V _{OUT} = 3.3 V V _{IN} = 3.8 V to 30 V, I _{OUT} = 1 A to full load, CCM V _{OUT} = 3.3 V V _{IN} = 3.8 V to 30 V, I _{OUT} = 0 A to full load, AUTO mode - 1.5% Delay from sync clock staying low to PFM entry Delay from sync clock staying high to default frequency - 1.5% LSHUTDOWN Thermal shutdown temperature Shutdown temperature 155	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VOLTAGE (VIN PIN) Input supply current when in regulation V _{IN} = 12 V, V _{OUT} = 3.3 V, I _{OUT} = 0 A, R _{FBT} = 1 M Ω 23 Dropout voltage; (V _{IN} - V _{OUT}) V _{OUT} = 5 V, I _{OUT} = 1 A, f _{SW} = 1850 kHz 0.95 Dropout voltage; (V _{IN} - V _{OUT}) V _{OUT} = 5 V, I _{OUT} = 1 A, V _{OUT} - 1% of regulation, f _{SW} = 140 kHz 150 Maximum switch duty cycle(2) V _{IN} = V _{OUT} = 12 V _{OUT} = 1 A 98% ERFERENCE (FB PIN) V _{IN} = 7 V to 30 V, I _{OUT} = 1 A to full load, CCM - 1.5% 1.5% V _{OUT} = 5 V V _{IN} = 7 V to 30 V, I _{OUT} = 0 A to full load, AUTO mode - 1.5% 2.5% V _{OUT} = 3.3 V V _{IN} = 3.8 V to 30 V, I _{OUT} = 1 A to full load, CCM - 1.5% 1.5% V _{OUT} = 3.3 V V _{IN} = 3.8 V to 30 V, I _{OUT} = 0 A to full load, AUTO mode - 1.5% 2.5% Delay from sync clock staying low to PFM entry 100 100 Delay from sync clock staying high to default frequency 100 100 IL SHUTDOWN Thermal shutdown temperature Shutdown temperature 155 163 175			


Product Folder Links: LM63610-Q1

Deviation is with respect to V_{IN} =13.5 V, I_{OUT} = 1 A. In dropout the switching frequency drops to increase the effective duty cycle. The lowest frequency is clamped at approximately: f_{MIN} = 1 / $(t_{ON-MAX} + T_{OFF-MIN})$. $D_{MAX} = t_{ON-MAX} / (t_{ON-MAX} + t_{OFF-MIN})$.



7.9 Typical Characteristics

Unless otherwise specified the following conditions apply: $T_A = 25$ °C, $V_{IN} = 13.5$ V





8 Detailed Description


8.1 Overview

The LM63610-Q1 devices are synchronous peak-current-mode buck regulators designed for a wide variety of automotive applications. The regulators automatically switch modes between PFM and PWM, depending on load. At heavy loads, the devices operate in PWM at a constant switching frequency. At light loads, the mode changes to PFM with diode emulation, allowing DCM. This reduces the input supply current and keeps efficiency high. The device features the following:

- · Adjustable switching frequency
- Forced PWM mode (FPWM)
- · Frequency synchronization
- Selectable output voltage

The RESET output allows easy system sequencing. In addition, internal compensation reduces design time and requires fewer external components than externally compensated regulators.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Sync/Mode Selection

The device features selectable operating modes through the SYNC/MODE input. $\frac{1}{8}$ 8-1 shows the selection programming. Mode changes can be made *on the fly* anytime after the device is powered up. It is not recommended that this input be allowed to float, however, an internal 100 kΩ pulls the input to ground if left floating. The value of this internal resistor and the logic thresholds for this input can be found in the $\frac{1}{8}$ 8-1. See *Device Functional Modes* for details of the operating modes.

表 8-1. Mode Selection Settings

SYNC/MODE INPUT	MODE	
VCC	FPWM	
AGND	AUTO	
Synchronizing clock	FPWM; synchronized to external clock	
Float (not recommended)	AUTO	

8.3.2 Output Voltage Selection

The output voltage of the device is set by the condition of the VSEL input. The condition of this input is tested when the device is first enabled. Once the converter is running, the voltage selection is fixed and cannot be changed until the next power-on cycle. $\frac{1}{2}$ 8-2 shows the selection programming. The device contains an integrated voltage divider connected to the FB input. The converter regulates the voltage on the FB input to 5 V, 3.3 V, or 1 V, as selected. In the ADJ mode, the voltage on the FB input is regulated to 1 V and the internal divider is disabled. In this case, an external voltage divider is used to set the desired output voltage anywhere within the recommended operating range. The ADJ mode is programmed by connecting a 10 k Ω from the VSEL input to ground. Although not recommenced, if this input is left floating, the device enters the ADJ mode. See Setting the Output Voltage for details of selecting the FB divider resistors.

See the *Specifications* for ensured specifications regarding the accuracy of the FB voltage and input current to the FB pin.

Providing internal voltage dividers for the 5-V and 3.3-V modes saves external components, reducing both board space and component cost. The relatively large values of the internal dividers reduce the load on the output, helping to improve the light load efficiency of the converter. In addition, since the divider is inside the device, it is less likely to pick up externally generated noise.

表 8-2. Output Voltage Settings

VSEL INPUT	OUTPUT VOLTAGE
VCC	5 V
AGND	3.3 V
10 kΩ to AGND	ADJ
Float (not recommended)	ADJ

8.3.3 Switching Frequency Selection

The switching frequency is set by the condition of the RT input. The condition of this input is tested when the device is first enabled. Once the converter is running, the switching frequency selection is fixed and cannot be changed until the next power-on cycle. $\frac{1}{8}$ 8-3 shows the selection programming. In the adjustable frequency mode, the switching frequency can be set between 250 kHz and 2200 kHz by proper selection of the value of R_T. The curve in 8-1 indicates the required resistor value for R_T to set a desired switching frequency. It is not recommended that this input be allowed to float; the switching action ceases with no generated output voltage under this condition.



$$RT = \frac{15770}{f_{SW}} \tag{1}$$

where

- RT = value of RT timing resistor in k Ω
- f_{SW} = switching frequency in kHz

表 8-3. Switching Frequency Settings

RT INPUT	SWITCHING FREQUENCY
VCC	400 kHz
AGND	2100 kHz
R _T to AGND	Adjustable according to R _T value
Float (not recommended)	No switching




图 8-1. Switching Frequency versus R_T

8.3.3.1 Spread Spectrum Option

The LM63610-Q1 is available with a spread spectrum clock dithering feature. This feature uses a pseudorandom pattern to dither the internal clock frequency. The pattern repeats at a 0.98-Hz rate while the depth of modulation is ±3%.

The purpose of the spread spectrum is to eliminate peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. In most systems containing the LM63610-Q1 devices, low frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. A more difficult design criterion is reduction of emissions at higher harmonics which fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node. The LM63610-Q1 devices use a ±3% spread of frequencies which spreads energy smoothly across the FM band but is small enough to limit subharmonic emissions below its switching frequency.

8.3.4 Enable and Start-up

Start-up and shutdown are controlled by the EN input. This input features precision thresholds, allowing the use of an external voltage divider to provide an adjustable input UVLO (see External UVLO). Applying a voltage greater than V_{FN-VCC} causes the device to enter standby mode, powering the internal VCC, but not producing an output voltage. Increasing the EN voltage to V_{EN-H} fully enables the device, allowing it to enter start-up mode and begin the soft-start period. When the EN input is brought below V_{EN-L}, the regulator stops running and enters standby mode. Further decrease in the EN voltage to below V_{FN-VCC} completely shuts down the device. 🛚 8-2 shows this behavior. The EN input can be connected directly to VIN if this feature is not needed. This input must not be allowed to float. The values for the various EN thresholds can be found in Specifications.

Product Folder Links: LM63610-Q1

The LM63610-Q1 uses a reference-based soft start that prevents output voltage overshoots and large inrush currents as the regulator is starting up. Once EN goes high, there is a delay of about 1 ms before the soft-start period begins. The output voltage begins to rise and reaches the final value in about 1.5 ms (t_{ss}). After a delay of about 3 ms ($t_{rise-delay}$), the \overline{RESET} flag goes high. During start-up, the device is not allowed to enter FPWM mode until the $t_{ss-done}$ time has elapsed. This time is measured from the rising edge of EN.




图 8-2. Precision Enable Behavior

8.3.5 RESET Flag Output

The RESET flag function (RESET output pin) of the LM63610-Q1 devices can be used to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output goes low under fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for short excursions of the output voltage, such as during line and load transients. Output voltage excursions lasting less than t_{dg} do not trip the RESET flag. Once the FB voltage has returned to the regulation value and after a delay of $t_{rise-delay}$, the RESET flag goes high. RESET operation can best be understood by reference to 8-3 and 8-4.

The $\overline{\text{RESET}}$ output consists of an open-drain NMOS, requiring an external pullup resistor to a suitable logic supply. It can also be pulled up to either VCC or V_{OUT} through an appropriate resistor, as desired. Values of pullup resistor in the range of 10 k Ω to 100 k Ω are reasonable. If this function is not needed, the $\overline{\text{RESET}}$ pin can be left floating. When EN is pulled low, the flag output is also forced low. With EN low, $\overline{\text{RESET}}$ remains valid as long as the input voltage is \geq 1.2 V (typical). Limit the current into the $\overline{\text{RESET}}$ flag pin to about 5 mA D.C. The maximum current is internally limited to about 50 mA when the device is enabled and about 65 mA when the device is disabled. The internal current limit protects the device from any transient currents that can occur when discharging a filter capacitor connected to this output.






图 8-3. Static RESET Operation




图 8-4. RESET Timing Behavior

8.3.6 Undervoltage Lockout and Thermal Shutdown and Output Discharge

The LM63610-Q1 incorporates an undervoltage-lockout feature on the output of the internal LDO (at the VCC pin). When V_{IN} reaches about (V_{POR-R}), the device is ready to receive an EN signal and start up. When V_{IN} falls below (V_{POR-F}), the device shuts down, regardless of EN status. Since the LDO is in dropout during these transitions, the above values roughly represent the VCC voltage levels during the transitions.

Thermal shutdown is provided to protect the regulator from excessive junction temperature. When the junction temperature reaches about 163°C, the device shuts down; re-start occurs when the temperature falls to about 150°C. An extended input voltage UVLO can also be accomplished as shown in *External UVLO*.

The LM63610-Q1 features an output voltage discharge FET connected from the SW pin to ground. This FET is activated when the EN input is below $V_{\text{EN-L}}$, or when the output voltage exceeds $V_{\text{RESET-HIGH}}$. This way, the output capacitors are discharged through the power inductor. At output voltages above about 5 V, the discharge

current is approximately constant at I_{POR} or about 1.4 mA. Below this voltage, the FET characteristic looks approximately resistive at a value of 2.5 k Ω .

8.4 Device Functional Modes

8.4.1 Overview

In typical usage, the device is put in AUTO mode (SYNC/MODE pin = ground). In AUTO mode, the device moves between PWM and PFM as the load changes. At light loads, the regulator operates in PFM where the switching frequency is varied to regulate the output voltage. At higher loads, the mode changes to PWM with the switching frequency set by the condition of the RT pin (see *Switching Frequency Selection*).

In PWM mode, the regulator operates as a current mode, the constant frequency converter using PWM to regulate the output voltage. While operating in this mode, the output voltage is regulated by switching at a constant frequency and modulating the duty cycle to control the power to the load. This provides excellent line and load regulation and low output voltage ripple.

In PFM mode, the high-side MOSFET is turned on in a burst of one or more pulses to provide energy to the load. The duration of the burst depends on how long it takes the inductor current to reach I_{PEAK-MIN}. The periodicity of these bursts is adjusted to regulate the output, while diode emulation (DEM) is used to maximize efficiency (see the *Glossary*). This mode provides high light-load efficiency by reducing the amount of input supply current required to regulate the output voltage at small loads. This trades off very good light-load efficiency for larger output voltage ripple and variable switching frequency. Also, a small increase in output voltage occurs at light loads. See *Application Curves* for output voltage variation with load in PFM mode. 8-5 and 8-6 show the typical switching waveforms in PFM and PWM.


There are four cases where the switching frequency does not conform to the condition set by the RT pin:

- · Light load operation (AUTO mode)
- Dropout
- Minimum on-time operation
- Current limit

Under all of these cases, the switching frequency *folds back*, meaning it is less than that programmed by the RT control pin. During these conditions, by definition, the output voltage remains in regulation, except for current limit operation.

When the device is placed in the forced PWM mode (FPWM), the switching frequency remains constant as programmed by the RT pin for all load conditions. This mode essentially turns off the light-load PFM frequency foldback mode detailed in *Light Load Operation*. See *Sync/Mode Selection* and *Sync/FPWM Operation* for details.






8.4.2 Light Load Operation

During light load operation, the device is in PFM mode with DEM. This provides high efficiency at the lower load currents. The actual switching frequency and output voltage ripple depend on the input voltage, output voltage, and load. The output current at which the device moves in and out of PFM can be found in *Application Curves*. The output current for mode change depends on the input voltage, inductor value, and the programmed switching frequency. The curves apply for the BOM shown in $\frac{1}{2}$ 9-3. At higher programmed switching frequencies, the load at which the mode change occurs is greater. For applications where the switching frequency must be known for a given condition, the transition between PFM and PWM must be carefully tested before the design is finalized. Alternatively, the mode can be set to FPWM.

8.4.2.1 Sync/FPWM Operation

The forced PWM mode (FPWM) can be used to turn off AUTO mode and force the device to switch at the frequency programmed by the RT pin, even for small loads. This has the disadvantage of lower efficiency at light loads.

When a valid clock signal is present on the SYNC/MODE input, the switching frequency is locked to the external clock. The device mode is also FPWM. The mode can be changed dynamically by the system. See 8-7 and 8-8 for typical examples of SYNC/MODE function changes.



8.4.3 Dropout Operation

The dropout performance of any buck regulator is affected by the R_{DSON} of the power MOSFETs, the DC resistance of the inductor, and the maximum duty cycle that the controller can achieve. As the input voltage level approaches the output voltage, the off-time of the high-side MOSFET starts to approach the minimum value (see *Specifications*). Beyond this point, the switching can become erratic and the output voltage can fall out of regulation. To avoid this problem, the LM63610-Q1 automatically reduces the switching frequency to increase the effective duty cycle and maintain regulation. There are two definitions of *dropout* voltage used in this data sheet. For both definitions, the dropout voltage is the difference between the input and output voltage under a specific condition. For the first definition, the difference is taken when the switching frequency has dropped to 1850 kHz (obviously this applies to cases where the nominal switching frequency is >1850 kHz). For this condition, the output voltage is within regulation. For the second definition, the difference is taken when the output voltage has fallen by 1% of the nominal regulation value. In this condition, the switching frequency has reached the lower limit of about 130 kHz. See *Application Curves* for details on these characteristics. Typical overall dropout characteristics can be found in 8-9.




图 8-9. Overall Dropout Characteristic V_{OUT} = 5 V, Refer to LM63615/25 Data Sheet

8.4.4 Minimum On-time Operation

$$V_{IN} \le \frac{V_{OUT}}{t_{ON} \cdot f_{SW}} \tag{2}$$


8.4.5 Current Limit and Short-Circuit Operation

The LM63610-Q1 incorporates both peak and valley inductor current limits to provide protection to the device from overloads and short circuits and limit the maximum output current. Valley current limit prevents inductor current run-away during short circuits on the output, while both peak and valley limits work together to limit the maximum output current of the converter. A "hiccup" type mode is also incorporated for sustained short circuits. Finally, a zero current detector is used on the low-side power MOSFET to implement DEM at light loads (see the *Glossary*). The nominal value of this limit is about 0 A.

$$I_{OMAX} \approx \frac{I_{SC} + I_{LS-LIMIT}}{2}$$
(3)

If a severe overload or short circuit causes the FB voltage to fall below V_{HICCUP} , the convert enters "hiccup" mode. V_{HICCUP} represents about 40% of the nominal programmed output voltage. In this mode, the device stops switching for t_{OC} , or about 100 ms and then goes through a normal restart with soft start. If the short-circuit condition remains, the device runs in current limit for a little longer than t_{OC_active} , or about 23 ms, and then shuts down again. This cycle repeats, as shown in 8 - 10 as long as the short-circuit condition persists. This mode of operation reduces the temperature rise of the device during a sustained short on the output. The output current in this mode is approximately 20% of t_{OMAX} . Once the output short is removed and the t_{OC} delay is passed, the output voltage recovers normally as shown in 8 - 11.

See 8-12 for the overall output voltage versus output current characteristic.






图 8-12. Output Voltage versus Output Current in Current Limit

9 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The LM63610-Q1 step-down DC-to-DC converters are typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 1 A. The following design procedure can be used to select components for the device.

Note

In this data sheet, the *effective* value of capacitance is defined as the actual capacitance under D.C. bias and temperature, not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X5R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under D.C. bias, the capacitance drops considerably. Large case sizes and higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum *effective* capacitance up to the required value. This can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank must be made to ensure that the minimum value of *effective* capacitance is provided.

9.2 Typical Application

§ 9-1 shows a typical application circuit for the device. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of external inductance and output capacitance. As a quick start guide, see for typical component values.




图 9-1. Example Application Circuit V_{IN} = 12 V, V_{OUT} = 5 V, I_{OUT} = 1 A, f_{SW} = 2.1 MHz

表 9-1. Typical External Component Values for 1 A Output Current

f _{SW} (kHz)	V _{OUT}	L (µH) ⁽¹⁾	TYPICAL ⁽²⁾ C _{OUT}	MINIMUM ⁽²⁾ C _{OUT}	VSEL	RT	C _{IN}	Своот	C _{VCC}
400	3.3	10	4 × 10 µF	2 × 10 µF	AGND	VCC	4.7 µF + 220 nF	220 nF	1 μF



	表 9-1.	Typical	External Component	Values for 1 A	A Output	Current (continued)
--	--------	----------------	---------------------------	----------------	----------	---------------------

f _{SW} (kHz)	V _{OUT}	L (µH) ⁽¹⁾	TYPICAL ⁽²⁾ C _{OUT}	MINIMUM ⁽²⁾ C _{OUT}	VSEL	RT	C _{IN}	Своот	C _{VCC}
2100	3.3	4.7	2 × 10 µF	1 × 10 µF	AGND	AGND	4.7 µF + 220 nF	220 nF	1 μF
400	5	10	4 × 10 μF	2 × 10 µF	VCC	VCC	4.7 µF + 220 nF	220 nF	1 μF
2100	5	4.7	2 × 10 µF	1 × 10 µF	VCC	AGND	4.7 μF + 220 nF	220 nF	1 μF

- (1) See the Inductor Selection section.
- (2) See the Output Capacitor Selection section.

9.2.1 Design Requirements

表 9-2 provides the parameters for the detailed design procedure:

表 9-2. Detailed Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	12 V (6 V to 36 V)
Output voltage	5 V
Maximum output current	0 A to 1 A
Switching frequency	2.1 MHz

9.2.2 Detailed Design Procedure

The following design procedure applies to 图 9-1 and 表 9-2.

9.2.2.1 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, and hence, a more compact design. 2100 kHz was chosen for this example.

9.2.2.2 Setting the Output Voltage

The output voltage of the LM63610-Q1 is set by the condition of the VSEL input. This example requires a 5-V output, so the VSEL input is connected to VCC and the FB input is connected directly to the output capacitor.

For cases where the desired output voltage is other than 5 V or 3.3 V, an external feedback divider is required. As shown in 图 9-2, the divider network is comprised of R_{FBT} and R_{FBB} , and closes the loop between the output voltage and the converter. In this case, a $10\text{-k}\,\Omega$ resistor is connected from the VSEL input go ground. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage, 1 V. The resistance of the divider is a compromise between excessive noise pickup and excessive loading of the output. Smaller values of resistance reduce noise sensitivity, but also reduce the light-load efficiency. The recommended value for R_{FBT} is $100 \text{ k}\,\Omega$ with a maximum value of $1 \text{ M}\,\Omega$. If $1 \text{ M}\,\Omega$ is selected for R_{FBT} , then a feedforward capacitor must be used across this resistor to provide adequate loop phase margin (see C_{FF} Selection). Once R_{FBT} is selected, \mathcal{F} \mathcal{H} is used to select R_{FBB} . V_{REF} is nominally 1 V.

$$R_{FBB} = \frac{R_{FBT}}{\left[\frac{V_{OUT}}{V_{REF}} - 1\right]}$$
(4)

Product Folder Links: LM63610-Q1




图 9-2. Feedback Divider for Adjustable Output Voltage Setting

9.2.2.2.1 C_{FF} Selection

$$C_{FF} < \frac{V_{OUT} \cdot C_{OUT}}{120 \cdot R_{FBT} \cdot \sqrt{\frac{V_{REF}}{V_{OUT}}}}$$
(5)

9.2.2.3 Inductor Selection

$$L = \frac{\left(V_{IN} - V_{OUT}\right)}{f_{SW} \cdot K \cdot I_{OUT max}} \cdot \frac{V_{OUT}}{V_{IN}}$$
(6)

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I_{SC} (see *Specifications*). This ensures that the inductor does not saturate even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I_{LIMIT}, is designed to reduce the risk of current run-away, a saturated inductor can cause the current to rise to high values very rapidly. This can lead to component damage. Do not allow the inductor to saturate. Inductors with a ferrite core material have very *hard* saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a *soft* saturation, allowing some relaxation in the current rating of the inductor. However, they have more core losses at frequencies above about 1 MHz. In any case, the inductor saturation current must not be less than the maximum peak inductor current at full load.

To avoid subharmonic oscillation, the inductance value must not be less than that given in 方程式 7. The maximum inductance is limited by the minimum current ripple required for the current mode control to perform correctly. As a rule-of-thumb, the minimum inductor ripple current must be no less than about 10% of the device maximum rated current under nominal conditions.



$$L_{MIN} \ge M \cdot \frac{V_{OUT}}{f_{SW}} \tag{7}$$

where

M = 0.69 for 1 A device

9.2.2.4 Output Capacitor Selection

The value of the output capacitor and its ESR determine the output voltage ripple and load transient performance. The output capacitor bank is usually limited by the load transient requirements rather than the output voltage ripple. Use 方程式 8 to estimate a lower bound on the total output capacitance, and an upper bound on the ESR, which are required to meet a specified load transient.

$$C_{OUT} \ge \frac{\Delta I_{OUT}}{f_{SW} \cdot \Delta V_{OUT} \cdot K} \cdot \left[(1 - D) \cdot (1 + K) + \frac{K^2}{12} \cdot (2 - D) \right]$$

$$ESR \leq \frac{\left(2 + K\right) \cdot \Delta V_{OUT}}{2 \cdot \Delta I_{OUT} \left[1 + K + \frac{K^2}{12} \cdot \left(1 + \frac{1}{(1 - D)}\right)\right]}$$

$$D = \frac{V_{OUT}}{V_{IN}} \tag{8}$$

where

- △ V_{OUT} = output voltage transient
- ΔI_{OUT} = output current transient
- K = ripple factor from *Inductor Selection*

Once the output capacitor and ESR have been calculated, use 5 \pm 9 to check the peak-to-peak output voltage ripple, V_r .

$$V_r \cong \Delta I_L \cdot \sqrt{ESR^2 + \frac{1}{(8 \cdot f_{SW} \cdot C_{OUT})^2}}$$
(9)

The output capacitor and ESR can then be adjusted to meet both the load transient and output ripple requirements.

This example requires a Δ V_{OUT} of \leq 150 mV for an output current step of Δ I_{OUT} = 1 A. 方程式 8 gives a minimum value of 8.1 µF and a maximum ESR of 0.13 Ω . Assuming a 20% tolerance and a 10% bias de-rating, the user arrives at a minimum capacitance of 10 µF. This can be achieved with a 10-µF, 16-V, ceramic capacitors in the 1210 case size. More output capacitance can be used to improve the load transient response. Ceramic capacitors can easily meet the minimum ESR requirements. In some cases, an aluminum electrolytic capacitor can be placed in parallel with the ceramics to build up the required value of capacitance. When using a mixture of aluminum and ceramic capacitors, use the minimum recommended value of ceramics and add aluminum electrolytic capacitors as needed.

In general, use a capacitor rating of at least 10 V for output voltages of 3.3 V or less, and use a capacitor of 16 V or more for output voltages of 5 V and above.

The recommendations given in $\frac{1}{8}$ 9-1 provide typical and minimum values of output capacitance for the given conditions. These values are the rated or nameplate figures. If the minimum values are to be used, the design must be tested over all of the expected application conditions, including input voltage, output current, and

ambient temperature. This testing must include both bode plot and load transient assessments. The maximum value of total output capacitance must be limited to about 10 times the design value, or 1000 μ F, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

In practice, the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic placed on the output can reduce high frequency noise. Small case size ceramic capacitors in the range of 1 nF to 100 nF can help reduce spikes on the output caused by inductor and board parasitics.

9.2.2.5 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum of 4.7 μ F of ceramic capacitance is required on the input of the LM63610-Q1, connected directly between VIN and PGND. This must be rated for at least the maximum input voltage that the application requires; preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple and maintain the input voltage during load transients. More input capacitance is required for larger output currents. In addition, a small case size 220-nF ceramic capacitor must be used at the input as close a possible to the regulator, typically within 1 mm of the VIN and PGND pins. This provides a high frequency bypass for the control circuits internal to the device. For this example, a 4.7- μ F, 50-V, X7R (or better) ceramic capacitor is chosen. The 220 nF must also be rated at 50 V with an X7R dielectric and preferably a small case size, such as an 0603.

Many times, it is desirable to use an electrolytic capacitor on the input in parallel with the ceramics. This is especially true if long leads or traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with voltage dips caused by input supplies with unusually high impedance.

Most of the input switching current passes through the ceramic input capacitor or capacitors. Use 方程式 10 to calculate the approximate RMS current. This value must be checked against the manufacturers' maximum ratings.

$$I_{RMS} \cong \frac{I_{OUT}}{2} \tag{10}$$

9.2.2.6 CBOOT

The LM63610-Q1 requires a bootstrap capacitor to be connected between the BOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A high-quality ceramic capacitor of 220 nF and at least 16 V is required.

9.2.2.7 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the regulator. This output requires a 1- μ F, 16-V ceramic capacitor connected from VCC to PGND for proper operation. In general, this output must not be loaded with any external circuitry. However, this output can be used to supply the pullup for the RESET function and as a logic supply for the various control inputs of the device. A value of 100 k Ω is a good choice for the RESET flag pullup resistor. The nominal output voltage on VCC is 5 V.

9.2.2.8 External UVLO

In some cases, an input UVLO level different than that provided internal to the device is needed. This can be accomplished by using the circuit shown in $\[eta \]$ 9-3. The input voltage at which the device turns on is designated as V_{ON} while the turnoff voltage is V_{OFF} . First, a value for R_{ENB} is chosen in the range of 10 k $^{\Omega}$ to 100 k $^{\Omega}$. Then, 方程式 11 is used to calculate R_{ENT} and V_{OFF} .






图 9-3. Setup for External UVLO Application

$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN-H}} - 1\right) \cdot R_{ENB}$$

$$V_{OFF} = V_{ON} \cdot \left(1 - \frac{V_{EN-HYS}}{V_{EN-H}}\right)$$
(11)

where

- V_{ON} = V_{IN} turnon voltage
- V_{OFF} = V_{IN} turnoff voltage

9.2.2.9 Maximum Ambient Temperature

As with any power conversion device, the LM63610-Q1 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature (T_J) is a function of the ambient temperature, the power loss, and the effective thermal resistance, R_{θ,JA} of the device, and PCB combination. The maximum internal die temperature for the LM63610-Q1 must be limited to 150°C. This establishes a limit on the maximum device power dissipation and, therefore, the load current. 方程式 12 shows the relationships between the important parameters. It is easy to see that larger ambient temperatures (T_A) and larger values of R θ JA reduce the maximum available output current. The converter efficiency can be estimated by using the curves provided in this data sheet. Note that these curves include the power loss in the inductor. If the desired operating conditions cannot be found in one of the curves, then interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of R $_{\theta}$ JA is more difficult to estimate. As stated in the Semiconductor and IC Package Thermal Metrics Application Report, the value of R , JA given in the Thermal Information table is not valid for design purposes and must not be used to estimate the thermal performance of the application. The values reported in that table were measured under a specific set of conditions that are rarely obtained in an actual application. The data given for R $_{\theta}$ JC(bott) and Ψ JT can be useful when determining thermal performance. See Semiconductor and IC Package Thermal Metrics Application Report for more information and the resources given at the end of this section.

$$I_{OUT}|_{MAX} = \frac{\left(T_{J} - T_{A}\right)}{R_{\theta JA}} \cdot \frac{\eta}{\left(1 - \eta\right)} \cdot \frac{1}{V_{OUT}}$$
(12)

where

η = efficiency

The effective R $_{\theta}$ JA is a critical parameter and depends on many factors such as the following:

- · Power dissipation
- Air temperature/flow
- PCB area
- Copper heat-sink area
- Number of thermal vias under the package

· Adjacent component placement

The HTSSOP uses a die attach paddle, or "thermal pad" (DAP) to provide a place to solder down to the PCB heat-sinking copper. This provides a good heat conduction path from the regulator junction to the heat sink and must be properly soldered to the PCB heat sink copper. A typical example of R $_{\theta}$ JA versus copper board area can be found in $\boxed{8}$ 9-4. The copper area given in the graph is for each layer. The top and bottom layers are 2 oz. copper each, while the inner layers are 1 oz. $\boxed{8}$ 9-4 shows a typical curve of maximum output current versus ambient temperature. This data was taken with a device and PCB combination, giving an R $_{\theta}$ JA of about 30°C/W. Remember that the data given in these graphs are for illustration purposes only, and the actual performance in any given application depends on all of the previously mentioned factors.




图 9-4. Typical R $_{\theta\, JA}$ versus Copper Area for the HTSSOP Package


The following resources can be used as a guide to optimal thermal PCB design and estimating R $_{\theta}$ JA for a given application environment:


- AN-2020 Thermal Design By Insight, Not Hindsight Application Report
- A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages Application Report
- Semiconductor and IC Package Thermal Metrics Application Report
- Thermal Design Made Simple with LM43603 and LM43602 Application Report
- Using New Thermal Metrics Application Report




9.2.3 Application Curves

Unless otherwise specified, the following conditions apply: V_{IN} = 13.5 V, T_A = 25°C. shows the circuit with the appropriate BOM from .














图 9-23. Circuit for Typical Application Curves

表 9-3. BOM for Typical Application Curves

V _{OUT} (1)	FREQUENCY	OUTPUT CURRENT	C _{OUT}	L	U1
3.3 V	400 kHz	1 A	2 × 22 µF	10 μH, 40 m Ω	LM63610
3.3 V	2100 kHz	1 A	1 × 10 µF	4.7 μH, 30 m Ω	LM63610
5 V	400 kHz	1 A	2 × 22 µF	10 μH, 40 m Ω	LM63610
5 V	2100 kHz	1 A	1 × 10 µF	4.7 μH, 30 m Ω	LM63610


(1) The values in this table were selected to enhance certain performance criteria and may not represent typical values.




9.2.4 EMI Performance Curves

EMI results critically depend on PCB layout and test setup. The results given here are typical and given for information purposes only.

9-26 shows the used EMI filter. The limit lines shown refer to CISPR25 class 5.





A. Input filter used only for EMI measurements shown in the EMI Performance Curves section.

图 9-26. Typical Input EMI Filter with LM63625

9.3 What to Do and What Not to Do

- Do not exceed the Absolute Maximum Ratings.
- Do not exceed the Recommended Operating Conditions.
- Do not exceed the ESD Ratings.
- · Do not allow the EN input to float.
- Do not allow the output voltage to exceed the input voltage, nor go below ground.
- Do not use the value of R $_{\theta}$ JA given in the *Thermal Information* table to design your application. See the *Maximum Ambient Temperature* section.
- Follow all the guidelines and suggestions found in this data sheet before committing the design to production.
 TI application engineers are ready to help critique your design and PCB layout to help make your project a success.
- Use a 220 nF capacitor connected directly to the VIN and PGND pins of the device. See the #9.2.2.5 section for details.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

10 Power Supply Recommendations

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta} \tag{13}$$

where

η is the efficiency

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an under damped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shutdown and reset. The best way to solve these kind of issues is to reduce the distance from the input supply to the regulator and use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help damp the input resonant circuit and reduce any overshoots. A value in the range of 20 μ F to 100 μ F is usually sufficient to provide input damping and help hold the input voltage steady during large load transients.

It is recommended that the input supply must not be allowed to fall below the output voltage by more than 0.3 V. Under such conditions, the output capacitors discharges through the body diode of the high-side power MOSFET. The resulting current can cause unpredictable behavior, and in extreme cases, possible device damage. If the application allows for this possibility, then use a Schottky diode from VIN to VOUT to provide a path around the regulator for this current.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). The use of a device with this type of characteristic is not recommended. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharges through the device, as mentioned above.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This can lead to instability as well as some of the effects mentioned above, unless it is designed carefully. The AN-2162 Simple Success with Conducted EMI from DCDC Converters User's Guide provides helpful suggestions when designing an input filter for any switching regulator.



11 Layout

11.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the optimal performance of the design. Bad PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, the EMI performance of the regulator is dependent on the PCB layout to a great extent. In a buck converter, the most critical PCB feature is the loop formed by the input capacitors and power ground, as shown in [8] 11-1. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. [8] 11-2 shows a recommended layout for the critical components of the .

- 1. Place the input capacitors as close as possible to the VIN and PGND terminals. VIN and PGND pins are adjacent, simplifying the input capacitor placement. Thermal reliefs in this area are not recommended.
- Place a bypass capacitor for VCC close to the VCC pin. This capacitor must be placed close to the
 device and routed with short, wide traces to the VCC and PGND pins. Thermal reliefs in this area are not
 recommended.
- 3. **Use wide traces for the C**BOOT **capacitor.** Place CBOOT close to the device with short and wide traces to the BOOT and SW pins. Thermal reliefs in this area are not recommended.
- 4. Place the feedback divider as close as possible to the FB pin of the device. If an external feedback divider is used with the ADJ option, place R_{FBB}, R_{FBT}, and C_{FF}, close to the device. The connections to FB and AGND must be short and close to those pins on the device. The connection to V_{OUT} can be somewhat longer. However, this latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- 5. **Use at least one ground plane in one of the middle layers.** This plane acts as a noise shield and also act as a heat dissipation path.
- 6. **Connect the thermal pad to the ground plane.** The thermal pad (DAP) connection must be soldered down to the PCB ground plane. This pad acts as a heat-sink connection and an electrical ground connection for the regulator. The integrity of this solder connection has a direct bearing on the total effective R _{θ JA} of the application. Thermal reliefs in this area are not recommended.
- 7. **Provide wide paths for VIN, VOUT, SW, and PGND.** Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency. Thermal reliefs in this area are not recommended.
- 8. **Provide enough PCB area for proper heat-sinking.** As stated in the *Maximum Ambient Temperature* section, enough copper area must be used to ensure a low R _{θ JA}, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper and no less than one ounce. Use an array of heat-sinking vias to connect the thermal pad (DAP) to the ground plane on the bottom PCB layer. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
- 9. **Keep switch area small.** Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- Layout Guidelines for Switching Power Supplies Application Report
- · Simple Switcher PCB Layout Guidelines Application Report
- Construction Your Power Supply- Layout Considerations Seminar
- Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report

Submit Document Feedback




图 11-1. Current Loops With Fast Edges

11.1.1 Ground and Thermal Considerations

As mentioned above, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. Connect the AGND and PGND pins to the ground planes using vias next to the bypass capacitors. PGND pins are connected directly to the source of the low-side MOSFET switch and also connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations. The PGND trace, as well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise and must be used for sensitive routes.

TI recommends providing adequate device heat sinking by using the thermal pad (DAP) of the device as the primary thermal path. Use a minimum 4×3 array of 10 mil thermal vias to connect the DAP to the system ground plane heat sink. The vias must be evenly distributed under the DAP. Use as much copper as possible for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding, and lower thermal resistance.



11.2 Layout Example

Top Trace Bottom Trace VIA to Ground Plane




图 11-2. Example Layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, AN-2020 Thermal Design By Insight, Not Hindsight Application Report
- Texas Instruments, A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages Application Report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics Application Report
- Texas Instruments, Thermal Design Made Simple with LM43603 and LM43602 Application Report
- Texas Instruments, Using New Thermal Metrics Application Report
- Texas Instruments, Layout Guidelines for Switching Power Supplies Application Report
- Texas Instruments, Simple Switcher PCB Layout Guidelines Application Report
- Texas Instruments, Constructing Your Power Supply-layout Considerations Seminar
- Texas Instruments, Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

PowerPAD™ is a trademark of TI.

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 29-Jul-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM63610DQDRRRQ1	ACTIVE	WSON	DRR	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	L63610	Samples
LM63610DQPWPRQ1	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	63610DQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 29-Jul-2021

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM63610DQDRRRQ1	WSON	DRR	12	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LM63610DQPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM63610DQDRRRQ1	WSON	DRR	12	3000	367.0	367.0	35.0
LM63610DQPWPRQ1	HTSSOP	PWP	16	2000	356.0	356.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4223490/A



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司