







TPS1HB50-Q1

ZHCSJY9B - JUNE 2019 - REVISED NOVEMBER 2021

TPS1HB50-Q1 40V、50mΩ 单通道汽车类智能高侧开关

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 温度等级 1: -40°C 至 125°C
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C4B
 - 可承受 40V 负载突降
- 提供功能安全
 - 可帮助进行功能安全系统设计的文档
- 单通道智能高侧开关, 具有 $50m\Omega$ R_{ON} $(T_{J} =$ 25°C)
- 可通过可调电流限制提高系统级可靠性
 - 电流限制设定点范围为 2 A 至 18A
- 强大的集成输出保护:
 - 集成热保护
 - 接地短路和电池短路保护
 - 反向电池事件保护包括 FET 通过反向电压自动
 - 在失电和接地失效时自动关闭
 - 集成输出钳位对电感负载进行消磁
 - 可配置故障处理
- 可对模拟检测输出进行配置,以精确测量:
 - 负载电流
 - 器件温度
- 通过 SNS 引脚提供故障指示
 - 开路负载和电池短路检测

2 应用

- 汽车显示模块
- ADAS 模块
- 座椅舒适模块
- 变速器控制单元
- HVAC 控制模块
- 车身控制模块
- 白炽灯和 LED 照明

3 说明

TPS1HB50-Q1 器件是一款适用于 12V 汽车系统的智 能高侧开关。该器件集成了强大的保护和诊断功能,可 确保即使在汽车系统发生短路等不利事件时也能提供输 出端口保护。该器件通过可靠的电流限制来防止故障, 根据器件型号不同,电流限制可调范围为 2A 至 18A。 凭借较高的电流限制范围,该器件可用于需要大瞬态电 流的负载,而低电流限制范围可为不需要高峰值电流的 负载提供更好的保护。该器件能够可靠地驱动各种负载 分布。


TPS1HB50-Q1 还能够提供可改进负载诊断的高精度模 拟电流检测。通过向系统 MCU 报告负载电流和器件温 度,该器件可实现预测性维护和负载诊断,从而延长系 统寿命。

TPS1HB50-Q1 采用 HTSSOP 封装,可减小 PCB 尺 寸。

器件信息

器件型号 ⁽¹⁾	封装	封装尺寸(标称值)		
TPS1HB50-Q1	HTSSOP (16)	5.0mm × 4.40mm		

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图



Table of Contents

1 特性	. 1	9.2 Functional Block Diagram	19
2 应用		9.3 Feature Description	
- 一一 3 说明		9.4 Device Functional Modes	<mark>31</mark>
4 Revision History		10 Application and Implementation	33
5 Device Comparison Table		10.1 Application Information	33
6 Pin Configuration and Functions		10.2 Typical Application	36
6.1 Recommended Connections for Unused Pins		11 Power Supply Recommendations	39
7 Specifications		12 Layout	40
7.1 Absolute Maximum Ratings		12.1 Layout Guidelines	40
7.2 ESD Ratings		12.2 Layout Example	
7.3 Recommended Operating Conditions		13 Device and Documentation Support	41
7.4 Thermal Information		13.1 Documentation Support	41
7.5 Electrical Characteristics		13.2 接收文档更新通知	41
7.6 SNS Timing Characteristics		13.3 支持资源	
7.7 Switching Characteristics	10	13.4 Trademarks	41
7.8 Typical Characteristics		13.5 Electrostatic Discharge Caution	41
8 Parameter Measurement Information		13.6 术语表	41
9 Detailed Description		14 Mechanical, Packaging, and Orderable	
9.1 Overview		Information	41

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision A (October 2020) to Revision B (November 2021)	Page
•	更新了数据表标题	1
	Updated device reference in Recommended Connections for Unused Pins section	
	Removed FAULT row from 表 6-2	E
	Removed FAULT Tow Holli & 0-2	3
_	hanges from Revision * (June 2019) to Revision A (October 2020)	
C		Page



5 Device Comparison Table

表 5-1. Device Options

DEVICE VERSION	PART NUMBER	CURRENT LIMIT	CURRENT LIMIT RANGE	OVERCURRENT BEHAVIOR		
Α	TPS1HB50 A -Q1	Resistor Programmable	2 A to 10 A	Disable switch immediately		
В	TPS1HB50 B -Q1	Resistor Programmable	3.6 A to 18 A	Disable switch immediately		

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



6 Pin Configuration and Functions




图 6-1. PWP Package 16-Pin HTSSOP Top View

表 6-1. Pin Functions

PI	IN	1/0	DESCRIPTION	
NO.	NAME		DESCRIPTION	
1	GND	_	Device ground	
2	SNS	0	Sense output	
3	LATCH	ı	I Sets fault handling behavior (latched or auto-retry)	
4	EN	I	Control input, active high	
5	ILIM	0	Connect resistor to set current-limit threshold	
6 - 8	VOUT	0	Channel output	
9 - 13, 15	NC	I	No Connect, leave floating	
14	SEL1	I	Diagnostics select.	
16	DIA_EN	I	Diagnostic enable, active high	
Exposed pad	VBB	I	Power supply input	

Product Folder Links: TPS1HB50-Q1

Submit Document Feedback

6.1 Recommended Connections for Unused Pins

The TPS1HC100-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins can be considered as optional.

表 6-2. Connections For Optional Pins

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through 1-k Ω resistor	Analog sense is not available.
LATCH	Float or ground through R _{PROT} resistor	With LATCH unused, the device will auto-retry after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.
ILIM	Float	If the ILIM pin is left floating, the device will be set to the default internal current-limit threshold. This threshold is considered a fault state for the device.
DIA_EN	Float or ground through R _{PROT} resistor	With DIA_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	·	MIN	MAX	UNIT
Maximum continuous supply voltage, V _{BB}			36	V
Load dump voltage, V _{LD}	ISO16750-2:2010(E)		40	V
Reverse battery voltage, V_{Rev} , $t \leqslant 3$ minutes		- 18		V
Enable pin voltage, V _{EN}		- 1	7	V
LATCH pin voltage, V _{LATCH}		- 1	7	V
Diagnostic Enable pin voltage, V _{DIA_EN}		- 1	7	V
Sense pin voltage, V _{SNS}		- 1	18	V
Select pin voltage, V _{SEL1}		- 1	7	V
Reverse ground current, I _{GND}	V _{BB} < 0 V		- 50	mA
Energy dissipation during turnoff, E _{TOFF}	Single pulse, L _{OUT} = 5 mH, T _{J,start} = 125°C		17 ⁽²⁾	mJ
Energy dissipation during turnoff, E _{TOFF}	Repetitive pulse, L _{OUT} = 5 mH, T _{J,start} = 125°C		7 ⁽²⁾	mJ
Maximum junction temperature, T _J			150	°C
Storage temperature, T _{stg}		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
	Electrostatic	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins except VBB and VOUT	±2000	
$V_{(ESD)}$	discharge		VBB and VOUT	±4000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	±750	

⁽¹⁾ AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{BB}	Nominal supply voltage ⁽¹⁾	6	18	V
V _{BB}	Extended lower supply voltage	3	6	V
V _{BB}	Extended higher supply voltage ⁽²⁾	18	28	V
V _{EN}	Enable voltage	- 1	5.5	V
V _{LATCH}	LATCH voltage	- 1	5.5	V
V _{DIA_EN}	Diagnostic Enable voltage	- 1	5.5	V
V _{SEL1}	Select voltage	- 1	5.5	V
V _{SNS}	Sense voltage	- 1	7	V
T _A	Operating free-air temperature	- 40	125	°C

⁽¹⁾ All operating voltage conditions are measured with respect to device GND.

Product Folder Links: TPS1HB50-Q1

⁽²⁾ For further details, see the section regarding switch-off of an inductive load.

⁽²⁾ Device parameters still valid, short circuit protection valid to value specificed by V_{SC} parameter.



7.4 Thermal Information

		TPS1HB50-Q1	
	THERMAL METRIC (1) (2)	PWP (HTSSOP)	UNIT
		16 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	37.3	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	35.8	°C/W
R ₀ JB	Junction-to-board thermal resistance	13.6	°C/W
ψ JT	Junction-to-top characterization parameter	6.1	°C/W
ψ ЈВ	Junction-to-board characterization parameter	13.6	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	3.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
NPUT VOLTAGE AND CURRENT VDSCLAMP VDS						
V _{DSCLAMP}	V _{DS} clamp voltage		40		46	V
V _{BBCLAMP}	V _{BB} clamp voltage		58		76	V
V _{UVLOF}		Measured with respect to the GND pin of the device	2.0		3	V
V _{UVLOR}	_	Measured with respect to the GND pin of the device	2.2		3	V
1	,				0.1	μA
ISB	, ,				0.5	μA
IL _{NOM}	Continuous load current	T _{AMB} = 70°C		4		Α
1	Output la akaga augrant			0.01	0.5	μΑ
OUT(standby)	Output leakage current				1.5	μΑ
I _{DIA}				3	6	mA
IQ	Quiescent current			3	6	mA
t _{STBY}	Standby mode delay time	V _{EN} = V _{DIA_EN} = 0 V to standby	12	17	22	ms
RON CHAR	ACTERISTICS					
	On-resistance	T_J = 25°C, 6 V \leq V _{BB} \leq 28 V		50		mΩ
R _{ON}	(Includes MOSFET and	T_J = 150°C, 6 V \leq V _{BB} \leq 28 V			100	mΩ
	package)	T_J = 25°C, 3 V \leq V _{BB} \leq 6 V		,	75	mΩ
	On-resistance during	$T_J = 25^{\circ}C$, $-18 \text{ V} \leq V_{BB} \leq -8 \text{ V}$		50		mΩ
$R_{ON(REV)}$	reverse polarity	T_J = 105°C, -18 V \leq V _{BB} \leq -8 V			115	mΩ
CURRENT	SENSE CHARACTERISTIC	CS				
K _{SNS}	Current sense ratio	I _{OUT} = 1 A		1500		

⁽²⁾ The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.



7.5 Electrical Characteristics (continued)

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
					2.000		mA
			I _{OUT} = 3 A	- 4		4	%
TJ SENSE SINST SINS CHAR SINS CHAR SINSIE CURRENT VSC CURRENT VSC FAULT CHA VOL				,	0.667		mA
			I _{OUT} = 1 A	- 4		4	%
					0.2		mA
Current sense current and accuracy TJ SENSE CHARACTERISTICS ISNST Temperature sense current Current Coefficient SNS CHARACTERISTICS ISNSFH ISNS fault high-level ISNS leakage CURRENT LIMIT CHARACTERISTIC VSC Short Circuit Maximum Supply Voltage Current limit threshold KCL Current limit threshold Current limit threshold Current limit Temperature sense current ISNS CHARACTERISTICS Current Limit CHARACTERISTIC VSC Open-load (OL) detection voltage Current Limit Ratio Current limit threshold Current Limit Ratio Current Limit Ratio	V _{EN} = V _{DIA} _{EN} = 5 V,	I _{OUT} = 300 mA	- 4		4	%	
ISNSI	and accuracy	$V_{EN} = V_{DIA_EN} = 5 \text{ V},$ $V_{SEL1} = 0 \text{ V}$	100 1		0.067		mA
			I _{OUT} = 100 mA	- 6		6	%
			$ \begin{array}{ c c c c c c } \hline \text{DNDITIONS} & \hline \text{MIN} & \hline \text{TYP} & \hline \text{MAX} \\ \hline & 2.000 \\ \hline & -4 & 4 \\ \hline & & 0.667 \\ \hline & -4 & 4 \\ \hline & & & 0.667 \\ \hline & & & & & & & & & & & & & \\ \hline & & & &$	mA			
			I _{OUT} = 50 mA	- 10		10	%
TJ SENSE ISNST dISNST/dT SNS CHAR ISNSFH ISNSIeak CURRENT					0.014		mA
			I _{OUT} = 20 mA	- 20	-	20	%
TJ SENSE	E CHARACTERISTICS	1					
			T _J = -40°C	0.00	0.12	0.38	mA
I _{SNST}				0.72	0.85	0.98	mA
I _{SNST}		V _{DIA_EN} = 5 V, V _{SEL1} = 5 V	T _J = 85°C	1.25	1.52	1.79	mA
			T _J = 125°C	1.61	1.96	2.31	mA
				1.80	2.25	2.70	mA
dl _{SNST} /dT	Coefficient				0.0112		mA/°C
SNS CHA	RACTERISTICS	1					
I _{SNSFH}	I _{SNS} fault high-level	V _{DIA_EN} = 5 V, V _{SEL1} = 0 V	/	4	4.5	5.3	mA
I _{SNSleak}	I _{SNS} leakage	V _{DIA_EN} = 0 V				1	μΑ
CURREN	T LIMIT CHARACTERISTIC	S	<u>'</u>			'	
SNS CHARACT ISNSFH ISNS ISNSIeak ISNS CURRENT LIMI	Short Circuit Maximum	Version A				18	V
v sc	Supply Voltage	Version B			-	18	V
		Device Version A, T _J = - 40°C to 150°C			14		Α
			R _{ILIM} = 5 k Ω	8.32	10	12.62	Α
I _{SNST} /dT SNS CHAR I _{SNSFH} I _{SNSIeak} CURRENT V _{SC}	Comment limit there are ald		R _{ILIM} = 25 k Ω	1.325	2	3.2	Α
	Current limit threshold				26		Α
		40°C to 150°C	R _{ILIM} = 5 k Ω	14.97	18	22.72	Α
			R _{ILIM} = 25 k Ω	2.7	3.6	4.5	Α
.,		Version A		,	50		A * k Ω
K _{CL}	Current Limit Ratio	Version B		,	90		A * k Ω
FAULT CH	HARACTERISTICS				-	I	
V _{OL}	Open-load (OL) detection voltage	V _{EN} = 0 V, V _{DIA_EN} = 5 V,	V _{SEL1} = 0 V	2	3	4	V
t _{OL1}		V _{EN} = 5 V to 0 V, V _{DIA_EN} I _{OUT} = 0 mA, V _{OUT} = 4 V	= 5 V, V _{SEL1} = 0 V	300	500	700	μs
t _{OL2}		V _{EN} = 0 V, V _{DIA_EN} = 0 V t I _{OUT} = 0 mA, V _{OUT} = 4 V	to 5 V, V _{SEL1} = 0 V	2	20	50	μs
t _{OL3}		V _{EN} = 0 V, V _{DIA_EN} = 5 V, I _{OUT} = 0 mA, V _{OUT} = 0 V t		2	20	50	μs
т —	Thermal shutdown			150			°C

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

 V_{BB} = 6 V to 18 V, T_{J} = -40° C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{REL}	Relative thermal shutdown			60		°C
T _{HYS}	Thermal shutdown hysteresis		20	25	30	°C
t _{FAULT}	Fault shutdown indication-time	V _{DIA_EN} = 5 V Time between switch shutdown and I _{SNS} settling at I _{SNSFH}			50	μs
t _{RETRY}	Retry time	Time from fault shutdown until switch re-enable (thermal shutdown or current limit).	1	2	3	ms
EN PIN CH	ARACTERISTICS				'	
V _{IL, EN}	Input voltage low-level	No GND network diode			0.8	V
V _{IH, EN}	Input voltage high-level	No GND network diode	2.0			V
V _{IHYS, EN}	Input voltage hysteresis			350		mV
R _{EN}	Internal pulldown resistor		0.5	1	2	ΜΩ
I _{IL, EN}	Input current low-level	V _{EN} = 0.8 V		0.8		μA
I _{IH, EN}	Input current high-level	V _{EN} = 5 V		5.0		μA
DIA_EN PII	CHARACTERISTICS					
V _{IL, DIA_EN}	Input voltage low-level	No GND network diode			0.8	V
V _{IH, DIA_EN}	Input voltage high-level	No GND network diode	2.0			V
V _{IHYS,} DIA_EN	Input voltage hysteresis			350		mV
R _{DIA_EN}	Internal pulldown resistor		0.5	1	2	$M\Omega$
I _{IL, DIA_EN}	Input current low-level	V _{DIA_EN} = 0.8 V		0.8		μA
I _{IH, DIA_EN}	Input current high-level	V _{DIA_EN} = 5 V		5.0		μA
SEL1 PIN C	CHARACTERISTICS					
V _{IL, SEL1}	Input voltage low-level	No GND network diode			0.8	V
V _{IH, SEL1}	Input voltage high-level	No GND network diode	2.0	-		V
V _{IHYS, SEL1}	Input voltage hysteresis			350		mV
R _{SEL1}	Internal pulldown resistor		0.5	1	2	$M\Omega$
I _{IL, SEL1}	Input current low-level	V _{SEL1} = 0.8 V		0.8		μA
I _{IH, SEL1}	Input current high-level	V _{SEL1} = 5 V		5.0		μΑ
LATCH PIN	CHARACTERISTICS					
V _{IL, LATCH}	Input voltage low-level	No GND network diode			0.8	V
V _{IH, LATCH}	Input voltage high-level	No GND network diode	2.0			V
V _{IHYS,} LATCH	Input voltage hysteresis			350		mV
R _{LATCH}	Internal pulldown resistor		0.5	1	2	ΜΩ
I _{IL, LATCH}	Input current low-level	V _{LATCH} = 0.8 V		0.8		μA
I _{IH, LATCH}	Input current high-level	V _{LATCH} = 5 V		5.0		μA

7.6 SNS Timing Characteristics

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMIN	G - CURRENT SENSE					
t _{SNSION1}	Settling time from rising edge of DIA_EN	V_{EN} = 5 V, V_{DIA_EN} = 0 V to 5 V R_{SNS} = 1 k Ω , R_L \leqslant 6 Ω			40	μs



7.6 SNS Timing Characteristics (continued)

 V_{BB} = 6 V to 18 V, T_{J} = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SNSION2}	Settling time from rising edge of EN and DIA_EN	V_{EN} = V_{DIA_EN} = 0 V to 5 V R_{SNS} = 1 k Ω , $R_L \le 6$ Ω			200	μs
t _{SNSION3}	Settling time from rising edge of EN	V_{EN} = 0 V to 5 V, V_{DIA_EN} = 5 V R_{SNS} = 1 k Ω , $R_L \leqslant 6$ Ω			165	μs
t _{SNSIOFF1}	Settling time from falling edge of DIA_EN	V_{EN} = 5 V, V_{DIA_EN} = 5 V to 0 V R_{SNS} = 1 k Ω , $R_L \leqslant 6$ Ω			20	μs
t _{SETTLEH}	Settling time from rising edge of load step	$V_{EN} = 5 \text{ V}, V_{DIA_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k} \Omega$, $I_{OUT} = 1 \text{ A to } 5 \text{ A}$			20	μs
t _{SETTLEL}	Settling time from falling edge of load step	$V_{EN} = 5 \text{ V}, V_{DIA_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k} \Omega$, $I_{OUT} = 5 \text{ A to } 1 \text{ A}$			20	μs
SNS TIMII	NG - TEMPERATURE SENSE					
t _{SNSTON1}	Settling time from rising edge of DIA_EN	V_{EN} = 5 V, V_{DIA_EN} = 0 V to 5 V R_{SNS} = 1 k Ω			40	μs
t _{SNSTON2}	Settling time from rising edge of DIA_EN	V_{EN} = 0 V, V_{DIA_EN} = 0 V to 5 V R _{SNS} = 1 k Ω			70	μs
t _{SNSTOFF}	Settling time from falling edge of DIA_EN	$V_{EN} = X$, $V_{DIA_EN} = 5 V$ to 0 V $R_{SNS} = 1 k \Omega$			20	μs
SNS TIMII	NG - MULTIPLEXER					
t	Settling time from temperature sense to current sense	$\begin{aligned} &V_{EN} = 5 \text{ V, } V_{DIA_EN} = 5 \text{ V} \\ &V_{SEL1} = 5 \text{ V to } \overline{0} \text{ V} \\ &R_{SNS} = 1 \text{ k} \Omega \text{ , } R_L \leqslant 6 \Omega \end{aligned}$			60	μs
t _{MUX}	Settling time from current sense to temperature sense	$\begin{aligned} &V_{\text{EN}} = 5 \text{ V, } V_{\text{DIA_EN}} = 5 \text{ V} \\ &V_{\text{SEL1}} = 0 \text{ V to } \overline{5} \text{ V} \\ &R_{\text{SNS}} = 1 \text{ k} \Omega \text{ , } R_{\text{L}} \leqslant 6 \Omega \end{aligned}$			60	μs


7.7 Switching Characteristics

 $V_{BB} = 13.5 \text{ V}$. $T_{L} = -40^{\circ}\text{C}$ to +150°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DR}	Turnon delay time (from Active)	V_{BB} = 13.5 V, $R_L \leqslant 6~\Omega~50\%$ EN rising to 10% V_{OUT} rising	20	60	100	μs
t _{DF}	Turnoff delay time	V_{BB} = 13.5 V, $R_L \leqslant 6~\Omega~50\%$ EN falling to 90% V_{OUT} Falling	20	60	100	μs
SR _R	VOUT rising slew rate	V_{BB} = 13.5 V, 20% to 80% of V_{OUT} rising, $R_L \leqslant 6~\Omega$	0.1	0.4	0.7	V/µs
SR _F	VOUT falling slew rate	V_{BB} = 13.5 V, 80% to 20% of V_{OUT} falling, $R_L \leqslant 6~\Omega$	0.1	0.4	0.7	V/µs
t _{ON}	Turnon time (active)	V_{BB} = 13.5 V, $R_L \leqslant 6~\Omega$, 50% EN rising to 80% V_{OUT} rising	39	94	235	μs
t _{OFF}	Turnoff time	V_{BB} = 13.5 V, $R_L \leqslant 6~\Omega$, 50% EN falling to 20% V_{OUT} falling	39	94	235	μs
$^{\Delta}$ PWM	PWM accuracy - average load current	200-μs enable pulse, V_S = 13.5 V, R_L = 6 $Ω$	- 25	0	25	%
t _{ON} - t _{OFF}	Turnon and turnoff matching	200-μs enable pulse, $R_L \leqslant 6$ Ω	- 85	0	85	μs
E _{ON}	Switching energy losses during turnon	V_{BB} = 13.5 V, $R_L \leqslant 6 \Omega$		0.7		mJ
E _{OFF}	Switching energy losses during turnoff	V_{BB} = 13.5 V, $R_L \leqslant 6~\Omega$		0.7		mJ

Product Folder Links: TPS1HB50-Q1

7.8 Typical Characteristics










图 7-13. Turn-On and Turn-Off Matching (t_{ON} - t_{OFF}) vs **Temperature**




图 7-14. Current Sense Output Current (I_{SNSI}) vs Load Current (I_{OUT}) Across Temperature




图 7-15. Current Sense Output Current (I_{SNSI}) vs Load Current (I_{OUT}) Across V_{BB}







图 7-16. Temperature Sense Output Current (I_{SNST}) vs Temperature









Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback









8 Parameter Measurement Information





图 8-1. Parameter Definitions




Rise and fall time of V_{EN} is 100 ns.

图 8-2. Switching Characteristics Definitions

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



Rise and fall times of control signals are 100 ns. Control signals include: EN, DIA_EN.

图 8-3. SNS Timing Characteristics Definitions

9 Detailed Description

9.1 Overview

The TPS1HB50-Q1 device is a single-channel smart high-side switch intended for use with 12-V automotive batteries. Many protection and diagnostic features are integrated in the device.

Diagnostics features include the analog SNS output that is capable of providing a signal that is proportional to load current or device temperature. The high-accuracy load current sense allows for diagnostics of complex loads.

This device includes protection through thermal shutdown, current limiting, transient withstand, and reverse battery operation. For more details on the protection features, refer to the Feature Description and Application Information sections of the document.

The TPS1HB50-Q1 is one device in a family of TI high side switches. For each device, the part number indicates elements of the device behavior.

9-1 gives an example of the device nomenclature.





图 9-1. Naming Convention

Product Folder Links: TPS1HB50-Q1

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Protection Mechanisms

The TPS1HB50-Q1 is designed to operate in the automotive environment. The protection mechanisms allow the device to be robust against many system-level events such as load dump, reverse battery, short-to-ground, and more.

There are two protection features which, if triggered, will cause the switch to automatically disable:

- · Thermal Shutdown
- Current Limit

When any of these protections are triggered, the device will enter the FAULT state. In the FAULT state, the fault indication will be available on the SNS pin (see the *Diagnostic Mechanisms* section of the data sheet for more details).

The switch is no longer held off and the fault indication is reset when all of the below conditions are met:

- LATCH pin is low
- t_{RETRY} has expired

· All faults are cleared (thermal shutdown, current limit)

9.3.1.1 Thermal Shutdown

The TPS1HB50-Q1 includes a temperature sensor on the power FET and also within the controller portion of the device. There are two cases that the device will consider to be a thermal shutdown fault:

- T_{J.FET} > T_{ABS}
- $(T_{J,FET} T_{J,controller}) > T_{REL}$

After the fault is detected, the switch will turn off. If $T_{J,FET}$ passes T_{ABS} , the fault is cleared when the switch temperature decreases by the hysteresis value, T_{HYS} . If instead the T_{REL} threshold is exceeded, the fault is cleared after T_{RETRY} passes.

9.3.1.2 Current Limit

When I_{OUT} reaches the current limit threshold, I_{CL} , the channel will switch off immediately. The I_{CL} value will vary with slew rate and a fast current increase that occurs during a powered-on short circuit can temporarily go above the specified I_{CL} value. When the switch is in the FAULT state, it will output an output current I_{SNSFH} on the SNS pin .

During a short circuit event, the device will hit the I_{CL} value that is listed in the Electrical Characteristics table (for the given device version and R_{ILIM}) and then turn the output off to protect the device. The device will register a short circuit event when the output current exceeds I_{CL} , however, the measured maximum current can exceed the I_{CL} value due to the TPS1HB50-Q1 deglitch filter and turn-off time. This deglitch time is defined at 3 μ s, so use the test setup described in the *AEC-Q100-012 Short Circuit Reliability* section, and take 3 μ s before the peak value as the I_{CL} . The device is assured to protect itself during a short circuit event over the nominal supple voltage range (as defined in the Electrical Characteristics table) at 125°C.

9.3.1.2.1 Current Limit Foldback

Version B of the TPS1HB50-Q1 implements a current limit foldback feature that is designed to protect the device in the case of a long-term fault condition. If the device undergoes fault shutdown events (either of thermal shutdown or current limit) seven consecutive times, the current limit will be reduced to half of the original value. The device will revert back to the original current limit threshold if either of the following occurs:

- The device goes to standby mode.
- The switch turns on and turns off without any fault occurring.

Version A does not implement the current limit foldback due to the lower current limit causing less harm during repetitive long-term faults.

9.3.1.2.2 Programmable Current Limit

All versions of the TPS1HB50-Q1 include an adjustable current limit. Some applications (for example, incandescent bulbs) will require a high current limit while other applications can benefit from a lower current limit threshold. In general, wherever possible a lower current limit is recommended due to allowing system advantages through:

- Reduced size and cost in current carrying components such as PCB traces and module connectors
- Less disturbance at the power supply (V_{BB} pin) during a short circuit event
- · Improved protection of the downstream load

To set the current limit threshold, connect a resistor from I_{LIM} to V_{BB} . The current limit threshold is determined by Equation 1 (R_{ILIM} in $k\Omega$):

$$I_{CL} = K_{CL} / R_{ILIM}$$
 (1)

The R_{ILIM} range is between 5 k Ω and 25 k Ω . An R_{ILIM} resistor is required, however in the fault case where the pin is floating, grounded, or outside of this range the current limit will default to an internal level that is defined in the *Specifications* section of this document. If R_{ILIM} is out of this range, the device cannot assure complete short-circuit protection.

Note

Capacitance on the I_{LIM} pin can cause I_{LIM} to go out of range during short circuit events. For accurate current limiting, place R_{ILIM} near to the device with short traces to ensure < 5-pF capacitance to GND on the I_{LIM} pin.

9.3.1.2.3 Undervoltage Lockout (UVLO)

The device monitors the supply voltage V_{BB} to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to V_{UVLOF} , the output stage is shut down automatically. When the supply rises up to V_{UVLOR} , the device turns back on.

During an initial ramp of V_{BB} from 0 V at a ramp rate slower than 1 V/ms, V_{EN} pin will have to be held low until V_{BB} is above UVLO threshold (with respect to board ground) and the supply voltage to the device has reliably reached above the UVLO condition. For best operation, ensure that V_{BB} has risen above UVLO before setting the V_{EN} pin to high.

9.3.1.2.4 VBB During Short-to-Ground

When V_{OUT} is shorted to ground, the module power supply (V_{BB}) can have a transient decrease. This decrease is caused by the sudden increase in current flowing through the wiring harness cables. To achieve ideal system behavior, TI recommends that the module maintain $V_{BB} > 3$ V (above the maximum V_{UVLOF}) during V_{OUT} short-to-ground. This maintenance is typically accomplished by placing bulk capacitance on the power supply node.

9.3.1.3 Voltage Transients

The clamp from V_{BB} to GND is primarily used to protect the controller from positive transients on the supply line (for example, ISO7637-2). The clamp from V_{BB} to V_{OUT} is primarily used to limit the voltage across the FET when switching off an inductive load. If the voltage potential from V_{BB} to GND exceeds the V_{BB} clamp level, the clamp will allow current to flow through the device from V_{BB} to GND (path 2). If the voltage potential from V_{BB} to V_{OUT} exceeds the clamping voltage, the power FET will allow current to flow from V_{BB} to V_{OUT} (path 3). Additional capacitance from V_{BB} to GND can increase the reliability of the system during ISO 7637 pulse 2-A testing.




图 9-2. Current Path During Supply Voltage Transient

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

9.3.1.3.1 Load Dump

The TPS1HB50-Q1 device is tested according to ISO 16750-2:2010(E) suppressed load dump pulse. The device supports up to 40-V load dump transient and will maintain normal operation during the load dump pulse. If the switch is enabled, it will stay enabled and if the switch is disabled, it will stay disabled.

9.3.1.3.2 Driving Inductive Loads

When switching off an inductive load, the inductor can impose a negative voltage on the output of the switch. The TPS1HB50-Q1 includes a voltage clamp to limit voltage across the FET. The maximum acceptable load inductance is a function of the device robustness.




图 9-3. TPS1HB50-Q1 Inductive Discharge (5 mH)

For more information on driving inductive loads, refer to TI's *How To Drive Inductive, Capacitive, and Lighting Loads With Smart High Side Switches* application report.

9.3.1.4 Reverse Battery

In the reverse battery condition, the switch will automatically be enabled regardless of the state of EN to prevent excess power dissipation inside the MOSFET body diode. In many applications (for example, resistive loads), the full load current can be present during reverse battery. In order to activate the automatic switch on feature, SEL must have a path to ground from either from the MCU or it needs to be tied to ground through R_{PROT} if unused.

There are two options for blocking reverse current in the system. The first option is to place a blocking device (FET or diode) in series with the battery supply, blocking all current paths. The second option is to place a blocking diode in series with the GND node of the high-side switch. This method will protect the controller portion of the switch (path 2), but it will not prevent current from flowing through the load (path 3). The diode used for the second option can be shared amongst multiple high-side switches.

Path 1 shown in 8 9-4 is blocked inside of the device.




图 9-4. Current Path During Reverse Battery

For more information on reverse battery protection, refer to TI's *Reverse Battery Protection for High Side Switches* application note.

9.3.1.5 Fault Event - Timing Diagrams

Note

All timing diagrams assume that the SEL1 pin is low.

The LATCH, DIA_EN, and EN pins are controlled by the user. The timing diagrams represent a possible use-case.

§ 9-5 shows the immediate current limit switch off behavior. The diagram also illustrates the retry behavior. As shown, the switch will remain latched off until the LATCH pin is low.






图 9-5. Current Limit - Version A and B - Latched Behavior

§ 9-6 shows the immediate current limit switch off behavior. In this example, LATCH is tied to GND; hence, the switch will retry after the fault is cleared and t_{RETRY} has expired.




图 9-6. Current Limit - Version A and B - LATCH = 0

When the switch retries after a shutdown event, the SNS fault indication will remain until V_{OUT} has risen to V_{BB} – 1.8 V. Once V_{OUT} has risen, the SNS fault indication is reset and current sensing is available. If there is a short-to-ground and V_{OUT} is not able to rise, the SNS fault indication will remain indefinitely. 89-7 illustrates auto-retry behavior and provides a zoomed-in view of the fault indication during retry.

Note

 \boxtimes 9-7 assumes that t_{RETRY} has expired by the time that T_J reaches the hysteresis threshold.

LATCH = 0 V and DIA_EN = 5 V




图 9-7. Fault Indication During Retry

9.3.2 Diagnostic Mechanisms

9.3.2.1 VOUT Short-to-Battery and Open-Load

The TPS1HB50-Q1 is capable of detecting short-to-battery and open-load events regardless of whether the switch is turned on or off, however the two conditions use different methods.


9.3.2.1.1 Detection With Switch Enabled

When the switch is enabled, the VOUT short-to-battery and open-load conditions can be detected by the current sense feature. In both cases, the load current will be measured through the SNS pin as below the expected value.

9.3.2.1.2 Detection With Switch Disabled

While the switch is disabled, if DIA_EN is high, an internal comparator will detect the condition of V_{OUT} . If the load is disconnected (open load condition) or there is a short to battery the V_{OUT} voltage will be higher than the open load threshold ($V_{OL,off}$) and a fault is indicated on the SNS pin. An internal pull-up of 1 M Ω is in series with an internal MOSFET switch, so no external component is required if a completely open load must be detected. However, if there is significant leakage or other current draw even when the load is disconnected, a lower value pull-up resistor and switch can be added externally to set the V_{OUT} voltage above the $V_{OL,off}$ during open load conditions.





This figure assumes that the device ground and the load ground are at the same potential. In a real system, there can be a ground shift voltage of 1 V to 2 V.

图 9-8. Short to Battery and Open Load Detection

The detection circuitry is only enabled when DIA_EN = HIGH and EN = LOW. If $V_{OUT} > V_{OL}$, the SNS pin will go to the fault level, but if $V_{OUT} < V_{OL}$ there will be no fault indication. The fault indication will only occur if the SEL1 pin is low.

While the switch is disabled and DIA_EN is high, the fault indication mechanisms will continuously represent the present status. For example, if V_{OUT} decreases from greater than V_{OL} to less than V_{OL} , the fault indication is reset. Additionally, the fault indication is reset upon the falling edge of DIA_EN or the rising edge of EN.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






图 9-9. Open Load

9.3.2.2 SNS Output

The SNS output can be used to sense the load current if the SEL1 pin is low and there is no fault or device temperature if the SEL1 pin is high and there is no fault. The sense circuit will provide a current that is proportional to the selected parameter. This current will be sourced into an external resistor to create a voltage that is proportional to the selected parameter. This voltage can be measured by an ADC or comparator. In addition, the SNS pin can be used to measure the FET temperature.

To ensure accurate sensing measurement, the sensing resistor must be connected to the same ground potential as the μ C ADC.

表 9-1. Analog Sense Transfer Function

PARAMETER	TRANSFER FUNCTION
Load current	I _{SNSI} = I _{OUT} / K _{SNS} = I _{OUT} / 1500
Device temperature	$I_{SNST} = (T_J - 25^{\circ}C) \times dI_{SNST} / dT + 0.85$

The SNS output will also be used to indicate system faults. I_{SNS} will go to the predefined level, I_{SNSFH} , when there is a fault. I_{SNSFH} , dI_{SNST}/dT , and K_{SNS} are defined in the *Specifications* section.

9.3.2.2.1 R_{SNS} Value

The following factors must be considered when selecting the $R_{\mbox{\footnotesize SNS}}$ value:

Current sense ratio (K_{SNS})

www.ti.com.cn

- Largest and smallest diagnosable load current required for application operation
- Full-scale voltage of the ADC
- · Resolution of the ADC

For an example of selecting R_{ISNS} value, reference R_{ILIM} Calculation in the applications section of this data sheet.

9.3.2.2.1.1 High Accuracy Load Current Sense

In many automotive modules, it is required that the high-side switch provide diagnostic information about the downstream load. With more complex loads, high accuracy sensing is required. A few examples follow:

- LED lighting: In many architectures, the body control module (BCM) must be compatible with both
 incandescent bulbs and also LED modules. The bulb can be relatively simple to diagnose. However, the LED
 module will consume less current and also can include multiple LED strings in parallel. The same BCM is
 used in both cases, so the high-side switch can accurately diagnose both load types.
- Solenoid protection: Often solenoids are precisely controlled by low-side switches. However, in a fault event, the low-side switch cannot disconnect the solenoid from the power supply. A high-side switch can be used to continuously monitor several solenoids. If the system current becomes higher than expected, the high-side switch can disable the module.

9.3.2.2.1.2 SNS Output Filter

To achieve the most accurate current sense value, TI recommends to filter the SNS output. There are two methods of filtering:

- Low-Pass RC filter between the SNS pin and the ADC input. This filter is illustrated in Figure 10-1 with typical
 values for the resistor and capacitor. The designer must select a C_{SNS} capacitor value based on system
 requirements. A larger value will provide improved filtering but a smaller value will allow for faster transient
 response.
- The ADC and microcontroller can also be used for filtering. TI recommends that the ADC collects several
 measurements of the SNS output. The median value of this data set must be considered as the most
 accurate result. By performing this median calculation, the microcontroller can filter out any noise or outlier
 data.

9.3.2.3 Fault Indication and SNS Mux

The following faults will be communicated through the SNS output:

- · Switch shutdown, due to:
 - Thermal Shutdown
 - Current limit
- Open-Load and V_{OUT} shorted-to-battery

Open-load and Short-to-battery are not indicated while the switch is enabled, although these conditions can still be detected through the sense current. Hence, if there is a fault indication while the channel is enabled, then it must be either due to an overcurrent or overtemperature event.

The SNS pin will only indicate the fault if the SEL1 pins is low. When the SEL1 pin is high and the device is set to measure temperature, the pin will be measuring the channel FET temperature.

Copyright © 2022 Texas Instruments Incorporated



表	9-2.	Device	Version A	4/B	SNS	Mux
---	------	--------	-----------	-----	-----	-----

	INPUTS	OUTPUTS	
DIA_EN	SEL1	FAULT DETECT ⁽¹⁾	SNS
0	X	X	High-z
1	0	0	Output current
1	1	0	Device temperature
1	0	1	I _{SNSFH}
1	1	1	Device temperature

- (1) Fault Detect encompasses multiple conditions:
 - · Switch shutdown and waiting for retry
 - · Open Load and Short To Battery

9.3.2.4 Resistor Sharing

Multiple high-side devices can use the same SNS resistor as shown in

9-10. This action reduces the total number of passive components in the system and the number of ADC terminals that are required of the microcontroller.




图 9-10. Sharing R_{SNS} Among Multiple Devices

9.3.2.5 High-Frequency, Low Duty-Cycle Current Sensing

Some applications will operate with a high-frequency, low duty-cycle PWM or require fast settling of the SNS output. For example, a 250-Hz, 5% duty cycle PWM will have an on-time of only 200 μ s that must be accommodated. The micro-controller ADC can sample the SNS signal after the defined settling time $t_{SNSION3}$.

Product Folder Links: TPS1HB50-Q1




图 9-11. Current Sensing in Low-Duty Cycle Applications

9.4 Device Functional Modes

9.4.1 Off

Off state occurs when the device is not powered.

9.4.2 Standby

Standby state is a low-power mode used to reduce power consumption to the lowest level. Diagnostic capabilities are not available in Standby mode.

9.4.3 Diagnostic

Diagnostic state can be used to perform diagnostics while the switch is disabled.

9.4.4 Standby Delay

The Standby Delay state is entered when EN and DIA_EN are low. After t_{STBY}, if the EN and DIA_EN pins are still low, the device will go to Standby State.

9.4.5 Active

In Active state, the switch is enabled. The diagnostic functions can be turned on or off during Active state.

9.4.6 Fault

The Fault state is entered if a fault shutdown occurs (thermal shutdown or current limit). After all faults are cleared, the LATCH pin is low, and the retry timer has expired, the device will transition out of Fault state. If the EN pin is high, the switch will re-enable. If the EN pin is low, the switch will remain off.






图 9-12. State Diagram


10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

10.1 Application Information

☑ 10-1 shows the schematic of a typical application of the TPS1HB50-Q1. It includes all standard external components. This section of the datasheet discusses the considerations in implementing commonly required application functionality.



With the ground protection network, the device ground will be offset relative to the microcontroller ground.

图 10-1. System Diagram

表 10-1. Recommended External Components

COMPONENT	TYPICAL VALUE	PURPOSE
R _{PROT}	15 k Ω	Protect microcontroller and device I/O pins.
R _{SNS}	1 kΩ	Translate the sense current into sense voltage.
C _{SNS}	100 pF - 10 nF	Low-pass filter for the ADC input.
R _{GND}	4.7 kΩ	Stabilize GND potential during turn-off of inductive load.
D _{GND}	BAS21 Diode	Protects device during reverse battery.
R _{ILIM}	5 kΩ - 25 kΩ	Set current limit threshold.
C _{VBB1} 4.7 nF to Device GI		Filtering of voltage transients (for example, ESD, ISO7637-2) and improved emissions.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 10-1. Recommended External Components (continued)

COMPONENT TYPICAL VALUE			PURPOSE
	C _{VBB2}	220 nF to Module GND	Stabilize the input supply and filter out low frequency noise.
C _{OUT} 220 nF		220 nF	Filtering of voltage transients (for example, ESD, ISO7637-2).

10.1.1 Ground Protection Network

As discussed in the *Reverse Battery* section, D_{GND} can be used to prevent excessive reverse current from flowing into the device during a reverse battery event. Additionally, R_{GND} is placed in parallel with D_{GND} if the switch is used to drive an inductive load. The ground protection network (D_{GND} and R_{GND}) can be shared amongst multiple high-side switches.

A minimum value for R_{GND} can be calculated by using the absolute maximum rating for I_{GND} . During the reverse battery condition, $I_{GND} = V_{BB} / R_{GND}$:

$$R_{GND} \geqslant V_{BB} / I_{GND}$$
 (2)

- Set V_{BB} = 13.5 V
- Set I_{GND} = 50 mA (absolute maximum rating)

$$R_{GND} \geqslant -13.5 \text{ V} / -50 \text{ mA} = 270 \Omega$$

In this example, it is found that R_{GND} must be at least 270 Ω . It is also necessary to consider the power dissipation in R_{GND} during the reverse battery event:

$$P_{RGND} = V_{BB}^{2} / R_{GND}$$
 (3)

 $P_{RGND} = (13.5 \text{ V})^2 / 270 \Omega = 0.675 \text{ W}$

In practice, R_{GND} can not be rated for such a high power. In this case, a larger resistor value must be selected.

10.1.2 Interface With Microcontroller

The ground protection network will cause the device ground to be at a higher potential than the module ground (and microcontroller ground). This offset will impact the interface between the device and the microcontroller.

Logic pin voltage will be offset by the forward voltage of the diode. For input pins (for example, EN), the designer must consider the V_{IH} specification of the switch and the V_{OH} specification of the microcontroller. For a system that *does not* include D_{GND} , it is required that $V_{OH} > V_{IH}$. For a system that *does* include D_{GND} , it is required that $V_{OH} > (V_{IH} + V_F)$. V_F is the forward voltage of D_{GND} .

The sense resistor, R_{SNS} , must be terminated to the microcontroller ground. In this case, the ADC can accurately measure the SNS signal even if there is an offset between the microcontroller ground and the device ground.

10.1.3 I/O Protection

R_{PROT} is used to protect the microcontroller I/O pins during system-level voltage transients such as ISO pulses or reverse battery. The SNS pin voltage can exceed the ADC input pin maximum voltage if the fault or saturation current causes a high enough voltage drop across the sense resistor. If that can occur in the design (for example, by switching to a high value R_{SNS} to improve ADC input level), then an appropriate external clamp has to be designed to prevent a high voltage at the SNS output and the ADC input.

10.1.4 Inverse Current

Inverse current occurs when 0 V < V_{BB} < V_{OUT} . In this case, current can flow from V_{OUT} to V_{BB} . Inverse current cannot be caused by a purely resistive load. However, a capacitive or inductive load can cause inverse current. For example, if there is a significant amount of load capacitance and the V_{BB} node has a transient droop, V_{OUT} can be greater than V_{BB} .

The TPS1HB50-Q1 will not detect inverse current. When the switch is enabled, inverse current will pass through the switch. When the switch is disabled, inverse current can pass through the MOSFET body diode. The device will continue operating in the normal manner during an inverse current event.

10.1.5 Loss of GND

The ground connection can be lost either on the device level or on the module level. If the ground connection is lost, the switch will be disabled. If the switch was already disabled when the ground connection was lost, the switch will remain disabled. When the ground is reconnected, normal operation will resume.

10.1.6 Automotive Standards

The TPS1HB50-Q1 is designed to be protected against all relevant automotive standards to ensure reliable operations when connected to a 12-V automotive battery.

10.1.6.1 ISO7637-2

The TPS1HB50-Q1 is tested according to the ISO7637-2:2011 (E) standard. The test pulses are applied both with the switch enabled and disabled. The test setup includes only the DUT and minimal external components: C_{VBB} , C_{OUT} , D_{GND} , and R_{GND} .

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as: "The function does not perform as designed during the test but returns automatically to normal operation after the test". See $\frac{10-2}{5}$ for ISO7637-2:2011 (E) expected results.

TEST PULSE		ERITY LEVEL WITH NAL PERFORMANCE	MINIMUM NUMBER OF PULSES OR TEST	BURST CYCLE / PUL	SE REPETITION TIME			
POLSE	LEVEL	US	TIME	MINIMUM	MAXIMUM			
1	III	- 112 V	500 pulses	0.5 s	_			
2a ⁽¹⁾	III	+55 V	500 pulses	0.20	5 s			
2b	IV	+10 V	10 pulses	0.5 s	5 s			
3a	IV	- 220 V	1 hour	90 ms	100 ms			
3b	IV	+150 V	1 hour	90 ms	100 ms			

表 10-2. ISO7637-2:2011 (E) Results

10.1.6.2 AEC-Q100-012 Short Circuit Reliability

The TPS1HB50-Q1 is tested according to the AEC-Q100-012 Short Circuit Reliability standard. This test is performed to demonstrate the robustness of the device against V_{OUT} short-to-ground events. Test conditions and test procedures are summarized in \gtrsim 10-3. For further details, refer to the AEC-Q100-012 standard document.

Test conditions:

- LATCH = 0 V
- $R_{ILIM} = 5 k \Omega$
- 10 units from 3 separate lots for a total of 30 units.
- $L_{\text{supply}} = 5 \mu H$, $R_{\text{supply}} = 10 m \Omega$
- V_{BB} = 14 V

Test procedure:

- Parametric data is collected on each unit pre-stress
- · Each unit is enabled into a short-circuit with the required short circuit cycles or duration as specified
- Functional testing is performed on each unit post-stress to verify that the part still operates as expected

The cold repetitive test is run at 85°C which is the worst case condition for the device to sustain a short circuit. The cold repetitive test refers to the device being given time to cool down between pulses, rather than being run at a cold temperature. The load short circuit is the worst case situation, since the energy stored in the cable inductance can cause additional harm. The fast response of the device ensures current limiting occurs quickly and at a current close to the load short condition. In addition, the hot repetitive test is performed as well.

Copyright © 2022 Texas Instruments Incorporated

^{(1) 1-} μF capacitance on C_{VBB} is required for passing level 3 ISO7637 pulse 2 A.

表 10-3. AEC-Q100-012 Test Results

TEST	LOCATION OF SHORT	DEVICE VERSION	NO. OF CYCLES / DURATION	NO. OF UNITS	NO. OF FAILS
Cold Repetitive - Long Pulse ⁽¹⁾	Load Short Circuit, L_{short} = 5 μ H, R_{short} = 200 m Ω , T_A = 85°C	В	100 k cycles	30	0
Hot Repetitive - Long Pulse	Load Short Circuit, L_{short} = 5 μ H, R_{short} = 100 m Ω , T_A = 25 $^{\circ}$ C	В	100 hours	30	0

⁽¹⁾ For Cold Repetitive short, 200-m Ω R_{short} is used so that the device is at a higher junction temperature before the short circuit event, increasing the harshness of the test.

10.1.7 Thermal Information

When outputting current, the TPS1HB50-Q1 will heat up due to the power dissipation. The transient thermal impedance curve can be used to determine the device temperature during a pulse of a given length. This Z $_{\theta}$ JA value corresponds to a JEDEC standard 2s2p thermal test PCB with thermal vias.




图 10-2. TPS1HB50-Q1 Transient Thermal Impedance

10.2 Typical Application

This application example demonstrates how the TPS1HB50-Q1 device can be used to power resistive heater loads in automotive seats. In this example, we consider a heater load that is powered by the device. This is just one example of the many applications where this device can fit.

Product Folder Links: TPS1HB50-Q1




图 10-3. Block Diagram for Powering Heater Load

10.2.1 Design Requirements

For this design example, use the input parameters shown in 表 10-4.

 DESIGN PARAMETER
 EXAMPLE VALUE

 V_{BB}
 13.5 V

 Load - Heater
 45-W max

 Load Current Sense
 30 mA to 6 A

 I_{LIM}
 4.5 A

 Ambient temperature
 70°C

 R ⊕ JA
 37°C/W (depending on PCB)

 Device Version
 A

表 10-4. Design Parameters

10.2.2 Detailed Design Procedure

10.2.2.1 Thermal Considerations

The 45 W heater load will cause a DC current in the channel under maximum load power condition of around 3.3 A. Therefore, this current at 13.5 V will assume worst case heating.

Power dissipation in the switch is calculated in 方程式 4. R_{ON} is assumed to be 100 m Ω because this is the maximum specification at high temperature. In practice, R_{ON} will almost always be lower.

$$P_{\text{FET}} = I^2 \times R_{\text{ON}} \tag{4}$$



$$P_{\text{FET}} = (3.3 \text{ A})^2 \times 100 \text{ m}\Omega = 1.09 \text{ W}$$
 (5)

$$T_{J} = T_{A} + R_{\theta JA} \times P_{FET}$$
 (6)

$$T_J = 70^{\circ}C + 37^{\circ}C/W \times 1.09 W = 110.3^{\circ}C$$

The maximum junction temperature rating for the TPS1HB50-Q1 is $T_J = 150^{\circ}$ C. Based on the above example calculation, the device temperature will stay below the maximum rating even at this high level of current.

10.2.2.2 R_{ILIM} Calculation

In this application, the TPS1HB50-Q1 must allow for the maximum DC current with margin but minimize the energy in the switch during a fault condition by minimizing the current limit. For this application, the best I_{LIM} set point is approximately 4.5. 方程式 7 allows you to calculate the R_{ILIM} value that is placed from the I_{LIM} pins to V_{BB} . R_{ILIM} is calculated in $k\,\Omega$.

$$R_{ILIM} = K_{CL} / I_{CL}$$
 (7)

Because this device is version A, the K_{CL} value in the Specifications section is A × $k\Omega$.

$$R_{\text{ILIM}} = 40 (A \times k\Omega) / 4.5 A = 8.89 k\Omega$$
 (8)

For a I_{LIM} of 4.5 A, the R_{ILIM} value must be set at around 8.89 k Ω .

10.2.2.3 Diagnostics

If the resistive heating load is disconnected (heater malfunction), an alert is desired. Open-load detection can be performed in the switch-enabled state with the current sense feature of the TPS1HB50-Q1 device. Under open load condition, the current in the SNS pin will be the fault current and the can be detected from the sense voltage measurement.

10.2.2.3.1 Selecting the R_{ISNS} Value

 \gtrsim 10-5 shows the requirements for the load current sense in this application. The K_{SNS} value is specified for the device and can be found in the *Specifications* section.

PARAMETER EXAMPLE VALUE

Current Sense Ratio (K_{SNS}) 1500

Largest diagnosable load current 6 A

Smallest diagnosable load current 30 mA

Full-scale ADC voltage 5 V

ADC resolution 10 bit

表 10-5. R_{SNS} Calculation Parameters

The load current measurement requirements of 6 A ensures that even in the event of a overcurrent surpassing the set current limit, the MCU can register and react by shutting down the TPS1HB50-Q1, while the low level of 30 mA allows for accurate measurement of low load currents.

The R_{SNS} resistor value must be selected such that the largest diagnosable load current puts V_{SNS} at about 95% of the ADC full-scale. With this design, any ADC value above 95% can be considered a fault. Additionally, the R_{SNS} resistor value must ensure that the smallest diagnosable load current does not cause V_{SNS} to fall below 1 LSB of the ADC. With the given example values, a 1.2-k Ω sense resistor satisfies both requirements shown in \gtrsim 10-6.

表 10-6. V_{SNS} Calculation

LOAD (A)	SENSE RATIO	I _{SNS} (mA)	R _{SNS} (Ω)	V _{SNS} (V)	% of 5-V ADC
0.03	1500	0.02	1200	0.024	0.5%
6	1500	4	1200	4.800	96.0%

11 Power Supply Recommendations

The TPS1HB50-Q1 device is designed to operate in a 12-V automotive system. The nominal supply voltage range is 6 V to 18 V as measured at the V_{BB} pin with respect to the GND pin of the device. In this range the device meets full parametric specifications as listed in the *Electrical Characteristics* table. The device is also designed to withstand voltage transients beyond this range. When operating outside of the nominal voltage range but within the operating voltage range, the device will exhibit normal functional behavior. However, parametric specifications can not be specified outside the nominal supply voltage range.

表 11-1. Operating Voltage Range

V _{BB} VOLTAGE RANGE	NOTE
3 V to 6 V	Transients such as cold crank and start-stop, functional operation are specified but some parametric specifications can not apply. The device is completely short-circuit protected up to 125°C.
6 V to 18 V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected up to 125°C.
18 V to 40 V	Transients such as jump-start and load-dump, functional operation specified but some parametric specifications can not apply.



12 Layout

12.1 Layout Guidelines

To achieve optimal thermal performance, connect the exposed pad to a large copper pour. On the top PCB layer, the pour can extend beyond the package dimensions as shown in the example below. In addition to this, TI recommends to also have a V_{BB} plane either on one of the internal PCB layers or on the bottom layer.

Vias must connect this plane to the top V_{BB} pour.

Ensure that all external components are placed close to the pins. Device current limiting performance can be harmed if the $R_{\rm ILIM}$ is far from the pins and extra parasitics are introduced.

12.2 Layout Example

The layout example is for device versions A/B.




图 12-1. 16-PWP Layout Example

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- TI's How To Drive Inductive, Capacitive, and Lighting Loads with Smart High Side Switches
- TI's Short-Circuit Reliability Test for Smart Power Switch
- TI's Reverse Battery Protection for High Side Switches
- · TI's Adjustable Current Limit of Smart Power Switches

13.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

12-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS1HB50AQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB50AQ	Samples
TPS1HB50BQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB50BQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





12-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 28-May-2021


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS1HB50AQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB50BQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


www.ti.com 28-May-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1HB50AQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB50BQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司