

TPS8804 烟雾探测器 AFE

1 特性

- 照相室 AFE
 - 双 8 位可编程电流 LED 驱动器
 - LED 电流温度补偿
 - 用于光电二极管的超低失调电压运算放大器
 - 可编程和可旁路增益级
- 一氧化碳传感器 AFE
 - 超低失调电压增益级
 - 可编程增益和基准
- 电源管理
 - 用于外部微控制器的可编程 LDO
- SLC 接口发送器和接收器
- 超低功耗
- I²C 串行接口
- 宽输入电压范围

2 应用

- 烟雾和一氧化碳探测器


3 说明

TPS8804 集成了双波光电烟雾探测和一氧化碳探测系统所需的所有放大器和驱动器。它的高度灵活性非常适合精度和功耗至关重要的烟雾探测系统。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
	TSSOP (38)	9.7mm x 4.4mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



简化版应用

Table of Contents

1 特性	1	7.5 Programming.....	31
2 应用	1	7.6 Register Maps.....	31
3 说明	1	8 Application and Implementation	40
4 Revision History	2	8.1 Application Information.....	40
5 Pin Configuration and Functions	3	8.2 Typical Application.....	40
Pin Functions.....	3	9 Power Supply Recommendations	44
6 Specifications	5	10 Layout	45
6.1 Absolute Maximum Ratings	5	10.1 Layout Guidelines.....	45
6.2 ESD Ratings.....	5	10.2 Layout Example.....	45
6.3 Recommended Operating Conditions	5	11 Device and Documentation Support	48
6.4 Thermal Information.....	6	11.1 接收文档更新通知.....	48
6.5 Electrical Characteristics	6	11.2 支持资源.....	48
6.6 Typical Characteristics.....	16	11.3 Trademarks.....	48
7 Detailed Description	18	11.4 静电放电警告.....	48
7.1 Overview.....	18	11.5 术语表.....	48
7.2 Functional Block Diagram.....	19	12 Mechanical, Packaging, and Orderable Information	49
7.3 Feature Description.....	20		
7.4 Device Functional Modes.....	30		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision B (March 2021) to Revision C (August 2021)	Page
• Updated 图 7-3	23
• Added <i>Connect a capacitor with a value between 1 μF and 100 μF to the LEDLDO.</i> to 节 7.3.4.2	24
• Updated VCLOW description in 节 7.6.2	33
Changes from Revision A (March 2020) to Revision B (March 2021)	Page
• Changed typical $I_{MCULD0,Q}$ based on measurement data.....	6
• Changed typical $I_{CO,Q}$ based on measurement data.....	6
Changes from Revision * (October 2019) to Revision A (March 2020)	Page
• 将文档状态从 <i>预告信息</i> 更改为 <i>量产数据</i>	1
• Added typical value to $V_{PDIN,OFFS}$	6
• Added typical value to $V_{OFFS,CO}$	6
• Added typical value to $V_{MUX,OFFS}$	6

5 Pin Configuration and Functions




图 5-1. DCP Package 38-Pin TSSOP Top View

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	5	I	Analog ground. Connect to ground plane.
AMUX	33	O	Analog multiplexer output.
CON	35	I	Negative terminal of CO operational amplifier. Connect to GND if unused.
COO	34	O	Output of CO operational amplifier. Connect to GND if unused.
COP	36	I	Positive terminal of CO operational amplifier. Connect to GND if unused.
CSA	9	I	LED driver A current sense.
CSB	11	I	LED driver B current sense. Connect to GND if unused.
CSEL	29	I	Device address select pin for I ² C serial interface. Pull to GND for I ² C address 0x3F. Pull to VMCU for I ² C address 0x2A. Do not leave floating.
DGND	32	I	Digital ground. Connect to AGND.
DINA	10	I	LED driver A current sink. Connect to cathode of LED.
DINB	12	I	LED driver B current sink. Connect to cathode of LED. Connect to GND if unused.
GPIO	26	I/O	Multi-purpose digital input and output.
LEDEN	31	I	LED driver enable. Do not leave floating while device is powered.
LEDLDO	4	O	LDO output for charging LED supply capacitor. Connect to GND if unused.
MCU_RX	25	O	SLC interface output for receiving data from VLINE.
MCU_TX1	30	I	Primary SLC interface input for transmitting data to VLINE.
MCU_TX2	16	I	Secondary SLC interface input for transmitting data to VLINE.
MCUSEL	13	I	Default MCULDO voltage selection input. Leave floating for VMCU = 3.3 V. Tie to VINT for VMCU = 2.5 V. Tie to GND for VMCU = 1.8 V. Connect to GND with 620-Ω resistor for VMCU = 1.5 V.
PDN	7	I	Photo input amplifier negative input. Connect to cathode of photodiode.
PDO	8	O	Photo input amplifier output pin.
PDP	6	I	Photo input amplifier positive Input. Connect to anode of photodiode.
PGND	17	I	Power ground connection . Connect to AGND.

PIN		I/O	DESCRIPTION
NAME	NO.		
PLDO	21	O	Capacitor connection to PLDO regulator.
PREF	37	O	Photo reference voltage and output for testing CO sensor connectivity.
REF0P3	38	O	300mV reference. Connect to GND if unused.
RESERVED	1, 2, 3, 18	N/A	Connect to GND.
SCL	27	I	Clock input for I ² C serial interface.
SDA	28	I/O	Data line for I ² C serial interface.
SLC_RX	24	I	SLC interface input for receiving data from VLINE.
SLC_TX1	14	O	Primary SLC interface output for transmitting data to VLINE.
SLC_TX2	15	O	Secondary SLC interface output for transmitting data to VLINE.
VCC	20	I	Input supply pin.
VINT	22	O	Capacitor connection to internal supply LDO.
VMCU	23	I/O	LDO supply for external microcontroller and internal IO buffers.
VSLC	19	I	SLC transmitter supply.
Thermal Pad	39	N/A	Metal connection for thermal dissipation. Connect to ground plane.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER		MIN	MAX	UNIT
Power IO	SLC_TX1, SLCTX_2, VCC, VSLC	- 0.3	16.5	V
Analog IO	DINA, DINB, LEDLDO	- 0.3	12	V
Analog connections	AMUX, CON, COO, COP, PREF, MCUSEL, PDO, REF0P3	- 0.3	VINT + 0.3 or 3.6, whichever is lower	V
LDO outputs	VINT, VMCU	- 0.3	PLDO + 0.3 or 3.6, whichever is lower	V
LED current sense	CSA	- 0.3	DINA + 0.3 or 3.6, whichever is lower	V
LED current sense	CSB	- 0.3	DINB + 0.3 or 3.6, whichever is lower	V
Photo amplifier inputs	PDN, PDP	- 0.3	3.6	V
PLDO voltage	PLDO	- 0.3	7.0	V
SLC receiver	SLC_RX	- 0.3	18	V
Digital IO	CSEL, GPIO, LEDEN, MCU_RX, MCU_TX1, MCU_TX2, SCL, SDA	- 0.3	VMCU + 0.3 or 3.6, whichever is lower	V
Max operating ambient temperature	T _A	-40	125	°C
Max operating junction temperature	T _J	-40	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted)

			Value	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ¹	±3000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ²	±1500	

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
SLC transmitter supply	VSLC	4.5	15.6	V
Power supply	VCC	2.6	15.6	V
LED driver	DINA, DINB	0	11.5	V

¹ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

² JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
SLC receiver	SLC_RX	0	17	V
Digital IO	CSEL, GPIO, LEDEN, MCU_RX, MCU_TX1, MCU_TX2, SCL, SDA	0	VMCU	V
Digital IO supply	VMCU	1.425	3.6	V
Ambient temperature	T _A	- 40	85	°C
Junction temperature	T _J	- 40	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS8804		UNIT
		DCP		
		38 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	29.3		°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	20.0		°C/W
R _{θJB}	Junction-to-board thermal resistance	10.1		°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.3		°C/W
Ψ _{JB}	Junction-to-board characterization parameter	10.0		°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.2		°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAGE AND CURRENTS						
V _{PWRUP}	Power up threshold. Note: Device enters active state when MCU_PG=1.	VCC rising	1.2	1.55	2.0	V
V _{PWRDOWN}	Power down threshold	VCC falling	0.932	1.15	2.0	V
V _{PWR, HYS}	VCC power up to power down hysteresis		6.4	400	580	mV
V _{VCLOW, RISE}	VCC low warning reset threshold	PLDO voltage rising	2.35	2.54	2.7	V
		Deglitch time	110	141	172	μs
V _{VCLOW, FALL}	VCC low warning assert threshold	PLDO voltage falling	2.15	2.42	2.6	V
		Deglitch time	110	141	172	μs
I _{STANDBY}	Standby Supply Current	All blocks that can be disabled are off, T _J =27C, VCC=3V, VMCU=1.8V		3.8	4.4	μA
		All blocks that can be disabled are off, T _J =27C, VCC=9V, VMCU=3.3V		7.7	9.1	μA
POWER LDO						
V _{PLDO}	Output Voltage	VCC = 2.0 V, I _{PLDO} = 10 mA	1.93	1.96	1.99	V
		VCC = 2.0 V, I _{PLDO} = 30 mA	1.8	1.89	1.95	V
		VCC = 3.3 V, I _{PLDO} = 30 mA	3.1	3.22	3.3	V
		VCC = 9 V, I _{PLDO} = 30 mA	4.1	4.9	6.7	V
		VCC = 11.5 V, I _{PLDO} = 30 mA	4.1	5	6.7	V

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_{PLDO}	PLDO capacitor required for stability		0.7	1	1.3	μF
INTERNAL LDO						
V_{INTLDO}	Output Voltage	$I_{VINT} < 10 \text{ mA}$	2.25	2.3	2.35	V
		$I_{VINT} < 10 \text{ }\mu\text{A}$, $T > 80^\circ\text{C}$	2.25	2.3	2.40	V
	DC Output Voltage Accuracy	No external/internal load, $V_{CC} = 2.6 \text{ V} - 11.5 \text{ V}$	-2		2	%
	Line Regulation	$V_{CC} = 2.6 \text{ V} - 11.5 \text{ V}$, $I_{OUT} = 10 \text{ mA}$	-2		2	%
	Load Regulation	$I_{VINT} = 0 \text{ mA} - 10 \text{ mA}$, $V_{CC} = 3 \text{ V}$	-2		2	%
	Transient regulation	I_{VINT} stepped from 0 mA to 10 mA in 1 μs	-8		8	%
		I_{VINT} stepped from 10 mA to 0 mA in 1 μs	-5		5	%
PSRR	$V_{IN} = 3.0 \text{ V}$, $I_{OUT} = 10 \text{ mA}$, $f = 60 \text{ Hz}$ (200 mVpp)	50			dB	
$I_{INTLDO, OUT}$	Output current range		0		10	mA
$I_{INTLDO, SC}$	Short Circuit Current Limit		30	280	500	mA
$V_{INTLDO, DO}$	Dropout Voltage	From PLDO to VINT, $I_{VINT} = 10 \text{ mA}$, $PLDO = 2.2 \text{ V}$		52	66	mV
$C_{INTLDO, OUT}$	Output Capacitor	Ceramic	0.7	1	1.3	μF
	ESR of Output Capacitor				100	m Ω
MCU LDO						
V_{MCULDO}	Output Voltage ⁽¹⁾	$I_{MCULDO} < 30 \text{ mA}$, $V_{CC} > 2.2 \text{ V}$, $VMCUSET = 00$ ($T < 80^\circ\text{C}$ for no load)	1.425	1.5	1.575	V
		$I_{MCULDO} < 10 \text{ }\mu\text{A}$, $V_{CC} > 2.2 \text{ V}$, $VMCUSET = 00$, $T > 80^\circ\text{C}$	1.425	1.5	1.65	V
		$I_{MCULDO} < 30 \text{ mA}$, $V_{CC} > 2.6 \text{ V}$, $VMCUSET = 01$ ($T < 80^\circ\text{C}$ for no load)	1.71	1.8	1.89	V
		$I_{MCULDO} < 10 \text{ }\mu\text{A}$, $V_{CC} > 2.6 \text{ V}$, $VMCUSET = 01$, $T > 80^\circ\text{C}$	1.71	1.8	1.98	V
		$I_{MCULDO} < 30 \text{ mA}$, $V_{CC} > 3.65 \text{ V}$, $VMCUSET = 10$ ($T < 80^\circ\text{C}$ for no load)	2.38	2.5	2.63	V
		$I_{MCULDO} < 10 \text{ }\mu\text{A}$, $V_{CC} > 3.65 \text{ V}$, $VMCUSET = 10$, $T > 80^\circ\text{C}$	2.38	2.5	2.75	V
		$I_{MCULDO} < 10 \text{ mA}$, $V_{CC} > 3.65 \text{ V}$, $VMCUSET = 11$ ($T < 80^\circ\text{C}$ for no load)	3.13	3.3	3.47	V
		$I_{MCULDO} < 10 \text{ }\mu\text{A}$, $V_{CC} > 4.5 \text{ V}$, $VMCUSET = 11$, $T > 80^\circ\text{C}$	3.13	3.3	3.60	V
		$I_{MCULDO} < 50 \text{ mA}$, $V_{CC} > 5.5 \text{ V}$, $VMCUSET = 11$	3.13	3.3	3.47	V
	DC Output Voltage Accuracy	$T < 80^\circ\text{C}$	-5		5	%
$V_{MCULDO, PG}$	MCULDO power good threshold	VMCU rising	75	82	95	%
		VMCU falling	65	78	85	%

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{MCULDO}	Output Current Range	V _{CC} > 2.2 V, VMCUSET = 00	0		30	mA
		V _{CC} > 2.6 V, VMCUSET = 01	0		30	mA
		V _{CC} > 3.65 V, VMCUSET = 10	0		30	mA
		V _{CC} > 4.5 V, VMCUSET = 11	0		50	mA
V _{MCULDO, TR}	MCULDO load transient regulation	I _{MCULDO} stepped from 0 mA to 10 mA in 1us, T < 80°C	-7		7	%
		I _{MCULDO} stepped from 0 mA to 10 mA in 1us, T > 80°C	-8		8	%
		I _{MCULDO} stepped from 10 mA to 0 mA in 1us, T < 80°C	-5		5	%
		I _{MCULDO} stepped from 10 mA to 0 mA in 1us, T > 80°C	-8		8	%
I _{MCULDO, SC}	Short Circuit current limit		72	162	253	mA
t _{MCULDO, PWR}	Power Up Time	C _{MCULDO} = 1μF, time from VMCU=0V to 90% of target voltage		600	1100	μs
T _{MCULDO, PG}	MCULDO power good deglitch time		92	125	158	μs
T _{MCULDO, MASK}	MCULDO low voltage error mask time. MCULDO_ERR is masked for T _{MCULDO, MASK} after VMCUSET or MCU_DIS is changed.			10		ms
I _{MCULDO, Q}	Quiescent Current	I _{MCULDO} = 0μA		2.04	3	μA
C _{MCULDO}	Output Capacitor	Ceramic	0.7	1	10	μF
	ESR of Output Capacitor				100	mΩ
R _{MCUSEL}	MCUSEL component requirements. Not tested in production	Pull-down resistance to set VMCUSET[1:0]=00 on powerup	558	620	682	Ω
		Pull-down resistance to set VMCUSET[1:0]=01 on powerup	0		10	Ω
		Pull-up resistance to VINT to set VMCUSET[1:0]=10 on powerup	0		10	Ω
		Capacitance to set VMCUSET[1:0]=11 on powerup	300		1000	pF
PHOTO CHAMBER INPUT STAGE AMPLIFIER						
V _{PDO}	Output voltage range	PAMP_EN=1, Feedback network: 1.5MΩ, 10pF	0		0.5	V
f _{PDIN, BW}	Unity Gain Bandwidth		1		5	MHz
V _{PDIN, OFS}	Input Offset Voltage		-530	-195	240	μV
V _{PDO, OFS}	Output Offset Voltage	50mV applied to PDP with 1.5MΩ series resistor. 1.5MΩ resistor connects PDN to PDO. Voltage measured between 50mV and PDO.	-10		10	mV
f _{PDIN, CHOP}	Chop Frequency			2		MHz

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{PDIN, SET}	Input amplifier settling time. Time between stepping the current and measuring 90% of the final value + 10% of the initial value at PDO	Feedback network: 1.5MΩ, 10pF. 1 nA to 10 nA applied from PDN to PDP. 0V reference	0	30	40	μs
		Feedback network: 1.5MΩ, 5pF. 1.5MΩ connected from PDP to PREF. 1 nA to 10 nA applied from PDN to PDP. PREF_SEL=1	0	20	40	μs
I _{PDIN, ACT}	Active current. Current does not include bias block or 8 MHz oscillator.			175	210	μA
PHOTO CHAMBER GAIN STAGE AMPLIFIER						
G _{PGAIN}	Closed Loop Gain Slope (V _{AOUT_PH2} -V _{AOUT_PH1})/(V _{SIG2} -V _{SIG1}). Apply V _{SIG1} from PREF to PDO and measure AOUT_PH. Apply V _{SIG2} from COTEST to PDO and measure AOUT_PH	V _{PDO1} =10mV, V _{PDO2} =20mV, PREF_SEL=0, PGAIN[1:0] = 00	4.75	4.9	5.05	V/V
		V _{PDO1} =10mV, V _{PDO2} =20mV, PREF_SEL=0, PGAIN[1:0] = 01	10.67	11	11.33	V/V
		V _{PDO1} =10mV, V _{PDO2} =20mV, PREF_SEL=0, PGAIN[1:0] = 10	19.4	20	20.6	V/V
		V _{PDO1} =10mV, V _{PDO2} =20mV, PREF_SEL=0, PGAIN[1:0] = 11	33.95	35	36.05	V/V
	Closed Loop Gain Slope (V _{AOUT_PH2} -V _{AOUT_PH1})/(V _{SIG2} -V _{SIG1}). Apply V _{SIG1} from PREF to PDO and measure AOUT_PH. Apply V _{SIG2} from PREF to PDO and measure AOUT_PH	V _{SIG1} =10mV, V _{SIG2} =20mV, PREF_SEL=1, PGAIN[1:0] = 00	4.61	4.75	4.89	V/V
		V _{SIG1} =10mV, V _{SIG2} =20mV, PREF_SEL=1, PGAIN[1:0] = 01	10.09	10.4	10.71	V/V
		V _{SIG1} =10mV, V _{SIG2} =20mV, PREF_SEL=1, PGAIN[1:0] = 10	17.94	18.5	19.06	V/V
		V _{SIG1} =10mV, V _{SIG2} =20mV, PREF_SEL=1, PGAIN[1:0] = 11	31.28	32.25	33.22	V/V
F _{PGAIN, BW}	Unity Gain Bandwidth		1	5	8	MHz
V _{PGAIN, OFS}	Input offset Voltage		-6		5	mV
T _{PGAIN, SET}	Gain amplifier settling time. Time between stepping the voltage and measuring 90% of the final value + 10% of the initial value at AOUT_PH	PGAIN[1:0]=00. PDO stepped from 3mV to 30mV. PREF_SEL=0		1.8	2.522	μs
I _{PGAIN, ACT}	Active current. Current does not include bias block.	1.0 V input voltage, PGAIN[1:0] = 00, PGAIN_EN = 1		40	70	μA
LED LDO						
V _{LEDLDO}	LEDLDO output voltage range		7.5		10	V
V _{LEDLDO, ACC}	LDO output accuracy	I _{LEDLDO} = 0uA to 100uA	-5		5	%
V _{LEDLDO, RES}	LED LDO output step size			0.5		V
I _{LEDLDO, OUT}	LDO output current limit		1	3	6	mA
I _{LEDLDO, Q}	Quiescent current. Current does not include bias block.			31	60	μA

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{LEDLDO, DROP}	LED LDO dropout voltage	VSLC=7V, I _{LEDLDO} =100uA		565	1000	mV
LED DRIVER A						
N _{PDACA, RES}	Resolution			8		Bits
V _{CSA}	CSA output voltage	T _J = 27°C TEMPCOA[1:0] = 00, PDAC_A = 00, R _{CSA} =1 kOhms, V _{DINA} =3V	274	299	323	mV
		T _J = 27°C TEMPCOA[1:0] = 00, PDAC_A = FF, R _{CSA} =1 kOhms, V _{DINA} =3V	567	593	619	mV
		T _J = 27°C TEMPCOA[1:0] = 01, PDAC_A = 00, R _{CSA} =1 kOhms, V _{DINA} =3V	252	277	301	mV
		T _J = 27°C TEMPCOA[1:0] = 01, PDAC_A = FF, R _{CSA} =1 kOhms, V _{DINA} =3V	546	572	597	mV
		T _J = 27°C TEMPCOA[1:0] = 10, PDAC_A = 00, R _{CSA} =1 kOhms, V _{DINA} =3V	164	188	213	mV
		T _J = 27°C TEMPCOA[1:0] = 10, PDAC_A = FF, R _{CSA} =1 kOhms, V _{DINA} =3V	458	484	510	mV
		T _J = 27°C TEMPCOA[1:0] = 11, PDAC_A = 00, R _{CSA} =1 kOhms, V _{DINA} =3V	54	79	104	mV
		T _J = 27°C TEMPCOA[1:0] = 11, PDAC_A = FF, R _{CSA} =1 kOhms, V _{DINA} =3V	350	376	403	mV
V _{PDACA, STEP}	DAC step size			1.18		mV
	INL		-10		10	LSB
	DNL		-1.5		1.5	LSB
t _{PDACA, SET}	Settling Time			1	5	μs
K _{PDACA, COMP}	CSA temperature compensation coefficient	TEMPCOA[1:0] = 00, PDAC_A[7:0] = 0x00, R _{CSA} =1 kOhms, V _{DINA} =3V, T _J =0°C, 50°C	0.174	0.347	0.521	mV/°C
		TEMPCOA[1:0] = 01, PDAC_A[7:0] = 0x00, R _{CSA} =1 kOhms, V _{DINA} =3V, T _J =0°C, 50°C	0.208	0.416	0.624	mV/°C
		TEMPCOA[1:0] = 10, PDAC_A[7:0] = 0x00, R _{CSA} =1 kOhms, V _{DINA} =3V, T _J =0°C, 50°C	0.346	0.693	1.039	mV/°C
		TEMPCOA[1:0] = 11, PDAC_A[7:0] = 0x00, R _{CSA} =1 kOhms, V _{DINA} =3V, T _J =0°C, 50°C	0.520	1.040	1.560	mV/°C

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DINA, DROP}	Dropout voltage. Voltage required between DINA and CSA for current regulation.	PLDO=3.6V, R _{CSA} =820mΩ, TEMPCOA[1:0]=11, PDAC_A[7:0]=0x28, T _J =27°C (I _{LED} ≈158mA, 0.8% temp coefficient)			300	mV
		PLDO=3.6V, R _{CSA} =820mΩ, TEMPCOA[1:0]=01, PDAC_A[7:0]=0x79, T _J =27°C (I _{LED} ≈507mA, 0.1% temp coefficient)			500	mV
I _{DINA}	LED current		0		550	mA
LED DRIVER B						
N _{PDACB, RES}	Resolution			8		Bits
V _{CSB}	CSB output voltage	T _J = 27°C TEMPCOB[1:0] = 00, PDAC_B = 00, R _{CSB} =1 kOhms, V _{DINB} =3V	271	299	327	mV
		T _J = 27°C TEMPCOB[1:0] = 00, PDAC_B = FF, R _{CSB} =1 kOhms, V _{DINB} =3V	562	594	626	mV
		T _J = 27°C TEMPCOB[1:0] = 01, PDAC_B = 00, R _{CSB} =1 kOhms, V _{DINB} =3V	250	277	305	mV
		T _J = 27°C TEMPCOB[1:0] = 01, PDAC_B = FF, R _{CSB} =1 kOhms, V _{DINB} =3V	541	572	604	mV
		T _J = 27°C TEMPCOB[1:0] = 10, PDAC_B = 00, R _{CSB} =1 kOhms, V _{DINB} =3V	163	189	216	mV
		T _J = 27°C TEMPCOB[1:0] = 10, PDAC_B = FF, R _{CSB} =1 kOhms, V _{DINB} =3V	456	486	516	mV
		T _J = 27°C TEMPCOB[1:0] = 11, PDAC_B = 00, R _{CSB} =1 kOhms, V _{DINB} =3V	55	81	108	mV
		T _J = 27°C TEMPCOB[1:0] = 11, PDAC_B = FF, R _{CSB} =1 kOhms, V _{DINB} =3V	350	379	408	mV
V _{PDACB, STEP}	DAC step size			1.18		mV
	INL		-10		10	LSB
	DNL		-1.5		1.5	LSB
t _{PDACB, SET}	Settling time			1	5	μs

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
K _{PDACB, COMP}	CSB temperature compensation coefficient	TEMPCOB[1:0] = 00, PDAC[7:0] = 0x00, R _{CSB} = 1 kOhms, V _{DINB} = 3V, T _J = 0°C, 50°C	0.174	0.347	0.521	mV/°C
		TEMPCOB[1:0] = 01, PDAC[7:0] = 0x00, R _{CSB} = 1 kOhms, V _{DINB} = 3V, T _J = 0°C, 50°C	0.208	0.416	0.624	mV/°C
		TEMPCOB[1:0] = 10, PDAC[7:0] = 0x00, R _{CSB} = 1 kOhms, V _{DINB} = 3V, T _J = 0°C, 50°C	0.346	0.693	1.039	mV/°C
		TEMPCOB[1:0] = 11, PDAC[7:0] = 0x00, R _{CSB} = 1 kOhms, V _{DINB} = 3V, T _J = 0°C, 50°C	0.520	1.040	1.560	mV/°C
V _{DINB, DROP}	Dropout voltage. Voltage required between DINB and CSB for current regulation.	PLDO = 3.6V, R _{CSA} = 820mΩ, TEMPCOB[1:0] = 11, PDAC[7:0] = 0x28, T _J = 27°C (I _{LED} ≈ 158mA, 0.8% temp coefficient)			300	mV
		PLDO = 3.6V, R _{CSA} = 820mΩ, TEMPCOB[1:0] = 01, PDAC[7:0] = 0x79, T _J = 27°C (I _{LED} ≈ 507mA, 0.1% temp coefficient)			500	mV
I _{DINB}	LED current		0		550	mA
CO TRANSIMPEDANCE AMPLIFIER						
R _{I, CO}	CO input resistance	COSWRI = 1	0.7	1	1.5	kΩ
R _{F, CO}	CO feedback resistance	COGAIN[1:0] = 00, COSWRG = 1	770	1100	1430	kΩ
		COGAIN[1:0] = 01, COSWRG = 1	210	300	390	kΩ
		COGAIN[1:0] = 10, COSWRG = 1	350	500	650	kΩ
		COGAIN[1:0] = 11, COSWRG = 1	560	800	1040	kΩ
V _{IN, COP}	CO amplifier input voltage (COP pin)		0		0.6	V
V _{IN, CON}	CO amplifier input voltage (CON pin)		0		0.6	V
V _{OFFS, CO}	CO amplifier input offset voltage		-130	94	300	μV
V _{OUT, COO}	CO amplifier output voltage (COO pin)		0.1		2	V
I _{CO, Q}	CO amplifier quiescent current			0.63	2.1	μA
f _{CO, BW}	CO amplifier unity gain bandwidth		5	12	20	kHz
f _{CO, CHOP}	CO amplifier chop frequency		3.8	4	4.2	kHz
R _{COO}	CO amplifier output resistance	COSWRO = 1	70	95	130	kΩ

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{COPREF}	CO amplifier reference voltage	COSWREF=1, COREF[1:0] = 00, T _J = 27°C	0.89	1.14	1.47	mV
		COSWREF=1, COREF[1:0] = 00, T _J = -40°C to 85°C	0.86	1.14	1.66	
		COSWREF=1, COREF[1:0] = 01, T _J = 27°C	1.75	2.23	2.7	
		COSWREF=1, COREF[1:0] = 01, T _J = -40°C to 85°C	1.7	2.23	2.95	
		COSWREF=1, COREF[1:0] = 10, T _J = 27°C	2.6	3.23	4	
		COSWREF=1, COREF[1:0] = 10, T _J = -40°C to 85°C	2.55	3.23	4.24	
		COSWREF=1, COREF[1:0] = 11, T _J = 27°C	3.45	4.43	5.38	
		COSWREF=1, COREF[1:0] = 11, T _J = -40°C to 85°C	3.4	4.43	5.48	
R _{COTEST, PU}	COTEST pull up FET resistance		0.36	0.76	1.1	kΩ
R _{COTEST, PD}	COTEST pull-down FET resistance		0.25	0.37	0.82	kΩ
SLC INTERFACE						
t _{SLCRX, DEG}	SLC receiver deglitch time	SLCRX_EN=1, SLCRX_DE G[1:0]=00	0	0	0.065	ms
		SLCRX_EN=1, SLCRX_DE G[1:0]=01	0.090	0.125	0.160	
		SLCRX_EN=1, SLCRX_DE G[1:0]=10	0.9	1	1.1	
		SLCRX_EN=1, SLCRX_DE G[1:0]=11	19.8	20	20.2	
I _{SLCRX, Q}	SLC receiver standby current	SLCRX_EN = 1		0.25	0.5	μA
V _{SLCRX, IHI}	SLC receiver input high threshold voltage	SLCRX_HYS=0	1.3	2.0	2.7	V
		SLCRX_HYS=1	1.3	2.0	2.7	V
V _{SLCRX, ILO}	SLC receiver input low threshold voltage	SLCRX_HYS=0	0.5	0.8	1.1	V
		SLCRX_HYS=1	1.2	1.8	2.7	V
V _{SLCRX, HYS}	SLC receiver input hysteresis	SLCRX_HYS=0	0.7	1.2	1.7	V
		SLCRX_HYS=1	0.01	0.2	0.3	V
R _{SLCRX, PD}	SLC receiver input pulldown resistance	SLCRX_PD=1	65	107	165	kΩ
		SLCRX_PD=0	3.5	41	56	MΩ
V _{SLCTxx, OH}	SLC transmitter output high voltage	VSLC=11.5V, I _{SLC_Txx} =-16mA	11.0	11.3	11.5	V
V _{SLCTxx, OL}	SLC transmitter output low voltage	VSLC=11.5V, I _{SLC_Txx} =16mA	0	0.1	0.5	V
ANALOG MULTIPLEXER						
V _{MUX}	Multiplexer buffer input signal voltage range	AMUX_BYP=0	0.05		2	V
G _{MUX, GAIN}	Multiplexer buffer output gain	AMUX_BYP=0	0.99	1	1.01	V/V
V _{MUX, OFFS}	Multiplexer buffer offset voltage	AMUX_BYP=0	-8	-0.5	8	mV

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{MUX, EN}$	Multiplexer buffer enable settling time	AMUX_BYP=0, AMUX_SEL stepped from 000 to 011 with PDO=2V, PAMP_EN=0. Time until AMUX reaches 99% of its final value	0	10	15	us
$t_{MUX, STEP}$	Multiplexer buffer input step settling time	AMUX_BYP=0, AMUX_SEL=011, PDO stepped from 50mV to 2V, PAMP_EN=0. Time until AMUX reaches 99% of its final value	0	10	15	us
$f_{MUX, BW}$	Multiplexer bandwidth	AMUX_BYP=0	0.5	1	25	MHz
$I_{MUX, OUT}$	Multiplexer output current	AMUX_BYP=0	- 10		10	uA
$I_{MUX, Q}$	Multiplexer quiescent current. Current does not include bias block.	AMUX_BYP=0		8.3	50	uA
C_{MUX}	Multiplexer buffer output capacitor required for stability	AMUX_BYP=0	150		1000	pF
OSCILLATOR, REFERENCE SYSTEM						
f_{OSC8}	Oscillator frequency			8		MHz
	Frequency accuracy	$T_A = -10^{\circ}\text{C}$ to 70°C	- 3		3	%
f_{OSC32}	Low-power Oscillator frequency			32		kHz
	Frequency accuracy	$T_A = -10^{\circ}\text{C}$ to 70°C	- 3		3	%
$T_{TIMEOUT}$	Error timeout time		0.9	1	1.1	s
$I_{REF0P3, Q}$	REF0P3 buffer quiescent current	VCC current difference between REF0P3_EN=0 and REF0P3=1. $I_{REF0P3}=0 \mu\text{A}$		0.38	0.76	μA
C_{REF0P3}	REF0P3 output capacitor required for stability		0.7	1	1.5	nF
$T_{REF0P3, SET}$	REF0P3 settling time	From REF0P3 enabled to 99% of final output voltage. $C_{REF0P3}=1\text{nF}$, $I_{REF0P3}=0 \mu\text{A}$		1	1.8	ms
$V_{REF0P3, OUT}$	REF0P3 output voltage	$I_{REF0P3} = 10 \mu\text{A}$	270	300	330	mV
		$I_{REF0P3} = -25 \mu\text{A}$	270	300	330	mV
$I_{VCCLOW, Q}$	VCC_LOW monitor quiescent current			0.9	2	uA
IO BUFFERS						
$V_{IO, ILO}$	IO buffer input low threshold	LEDEN, CSEL, MCU_TX1, MCU_TX2, GPIO	0.3×VMCU		0.7× VMCU	
$V_{IO, IHI}$	IO buffer input high threshold	LEDEN, CSEL, MCU_TX1, MCU_TX2, GPIO	0.3×VMCU		0.7× VMCU	
$I_{IO, LEAK}$	IO buffer input leakage current	LEDEN			100	nA
		MCU_TX1			100	nA
		CSEL			100	nA
$V_{IO, OI}$	IO buffer output low-level	MCU_RX, GPIO. $I_{IO} = 3 \text{ mA}$, $V_{MCU} = 1.8 \text{ V}$	0	0.19	0.6	V
		MCU_RX, GPIO. $I_{IO} = 1 \text{ mA}$, $V_{MCU} = 1.5 \text{ V}$	0	0.20	0.6	V
$V_{IO, OH}$	IO buffer output high-level. Spec is the voltage drop from VMCU (i.e. VMCU - VOH)	MCU_RX, GPIO. $I_{IO} = -3 \text{ mA}$, $V_{MCU} = 1.8 \text{ V}$	0	0.30	0.6	V
		MCU_RX, GPIO. $I_{IO} = -1 \text{ mA}$, $V_{MCU} = 1.5 \text{ V}$	0	0.37	0.6	V

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{IN,IO}	Input capacitance	LEDEN, CSEL		2	10	pF
C _{IN,IO}	Input capacitance	MCU_TX1, MCU_TX2		2	10	pF
C _{IN,IO}	Pin capacitance	MCU_RX, GPIO		2	10	pF
R _{IO,PD}	IO pulldown resistor	MCU_RX, GPIO	0.8	10	50	MΩ
THERMAL WARNING						
T _{WARNING}	Thermal trip point			110		C
THERMAL SHUTDOWN						
T _{SHTDWN}	Thermal trip point			125		C
	Thermal hysteresis		5	15	20	
t _{OTS,MASK}	Thermal error mask time. OTS_ERR is masked for t _{OTS,MASK} after device fully powers up or OTS_EN set to 1			300	350	us
I2C IO						
V _{I2C,IL}	Low-level input voltage		-0.5		0.3 × V _{MCU}	V
V _{I2C,IH}	High-level input voltage			0.7 × V _{MCU}		V
V _{I2C,HYS}	Hysteresis of Schmitt trigger inputs			0.05 × V _{MCU}		V
V _{I2C,OL}	Low-level output voltage	3 mA sink current; V _{MCU} > 2V	0		0.4	V
		2 mA sink current; V _{MCU} < 2V	0		0.2 × V _{MCU}	V
I _{I2C,OL}	Low-level output current	V _{OL} = 0.4 V	2.5			mA
		V _{OL} = 0.6 V	4			mA
I _{I2C,IN}	Input current to each I/O pin	0.1V _{MCU} < V _I < 0.9V _{MCUmax}	-10		10	μA
C _{I2C,IN}	Capacitance for each I/O pin				10	pF
t _{I2C,OF}	Output fall time	From V _{IHmin} to V _{ILmax} , Standard-Mode			250	ns
		From V _{IHmin} to V _{ILmax} , Fast-Mode			250	ns
t _{I2C,SP}	Pulse width of spikes that must be suppressed by the input filter		0		50	ns
I2C BUS LINES						
f _{SCL}	SCL clock frequency, Standard-Mode		0		100	kHz
	SCL clock frequency Fast-Mode		0		400	kHz
t _{HD,STA}	hold time (repeated) START condition, Standard-Mode	After this period, the first clock pulse is generated.	4			μs
	hold time (repeated) START condition, Fast-Mode	After this period, the first clock pulse is generated.	0.6			μs
t _{SCL,LOW}	LOW period of the SCL clock, Standard-Mode		4.7			μs
	LOW period of the SCL clock, Fast-Mode		1.3			μs
t _{SCL,HIGH}	HIGH period of the SCL clock, Standard-Mode		4			μs
	HIGH period of the SCL clock, Fast-Mode		0.6			μs



over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SU,STA}	set-up time for a repeated START condition, Standard-Mode		4.7			μs
	set-up time for a repeated START condition, Fast-Mode		0.6			μs
t _{HD,DAT}	data hold time, Standard-Mode	CBUS compatible masters	5			μs
t _{HD,DAT}		I2C-bus devices	0			μs
t _{HD,DAT}	data hold time, Fast-Mode	CBUS compatible masters	0			μs
t _{HD,DAT}		I2C-bus devices	0			μs
t _{SU,DAT}	data set-up time, Standard-Mode		250			ns
	data set-up time, Fast-Mode		100			ns
t _{I2C,RISE}	rise time of both SDA and SCL signals, Standard-Mode				1000	ns
	rise time of both SDA and SCL signals, Fast-Mode		20		300	ns
t _{I2C,FALL}	fall time of both SDA and SCL signals, Standard-Mode				300	ns
	fall time of both SDA and SCL signals, Fast-Mode		20 × (VMCU / 5.5 V)		300	ns
t _{SU,STO}	set-up time for STOP condition, Standard-Mode		4			μs
	set-up time for STOP condition, Fast-Mode		0.6			μs
t _{BUF}	bus free time between a STOP and START condition, Standard-Mode		4.7			μs
	bus free time between a STOP and START condition, Fast-Mode		1.3			μs
t _{VD,DAT}	data valid time, Standard-Mode				3.45	μs
	data valid time, Fast-Mode				0.9	μs
t _{VD,ACK}	data valid acknowledge time, Standard-Mode				3.45	μs
	data valid acknowledge time, Fast-Mode				0.9	μs
C _{BUS}	capacitive load for each bus line, Standard-Mode				400	pF
	capacitive load for each bus line, Fast-Mode				250	pF
V _{NL}	noise margin at the LOW level	for each connected device (including hysteresis)	0.1 × V _{MCU}			V
V _{NH}	noise margin at the HIGH level	for each connected device (including hysteresis)	0.2 × V _{MCU}			V

(1) MCU LDO output voltage on power-up is determined by the MCUSEL pin state.

6.6 Typical Characteristics

T_A = 27°C, VCC = 3.65 V




7 Detailed Description

7.1 Overview

The TPS8804 integrates an analog supply LDO, digital supply LDO, photoelectric chamber analog front end (AFE), carbon monoxide sensor AFE, SLC interface driver, analog multiplexer, and digital core. The high integration greatly reduces component count in smoke detectors and carbon monoxide detectors. The two LED drivers have highly configurable temperature compensation to support IR and blue LEDs over a wide range of currents. The wide bandwidth of the photo-amplifier saves power due to reduced LED on-time. The CO amplifier has integrated gain resistors. The SLC interface driver connects to the two-wire power line, driving it low and sensing when the line has been pulled low. Each block is highly configurable with the digital core I²C interface, supporting on-the-fly adjustment of amplifier gains, regulator voltages, and driver currents. Configurable status and interrupt signal registers alert the MCU of fault conditions such as under-voltage, over-temperature, and SLC power alerts.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 System Power-up




图 7-1. Power-up State Diagram

The TPS8804 can power-up from a DC power supply above 3.6 V connected to the VCC pin. When the VCC voltage exceeds the V_{PWRUP} threshold, the TPS8804 initializes for 6 ms. After the initialization, the MCUSEL pin is sensed for 2 ms to determine the MCULDO voltage and program the VMCUSET register. 表 7-1 indicates the VMCU setting for each MCUSEL configuration. The MCULDO is enabled and the system waits for VMCU to reach its power-good threshold (typically 85% of its target voltage). It is only after VMCU reaches its power-good threshold that I²C communication is allowed with the TPS8804. This sequence of events is outlined in 图 7-1.

表 7-1. VMCU Power-up Voltage

MCUSEL Connection	VMCU (V)
620-Ω to GND	1.5
Short to GND	1.8
Short to VINT	2.5
330-pF to GND	3.3

7.3.2 LDO Regulators

7.3.2.1 Power LDO Regulator

The power LDO is a voltage clamp that supplies many of the internal blocks in the TPS8804, including the internal LDO and MCU LDO. Because the power LDO is designed to clamp the VCC voltage, it is not precise and varies with VCC voltage and load. The power LDO shorts VCC and PLDO when the VCC voltage is below approximately 5 V, and regulates VCC when VCC is above approximately 5 V. The power LDO has a dropout voltage of approximately 1 V when it is regulating VCC. When the power LDO transitions from shorting to regulating, the PLDO voltage drops by approximately 1 V. Connect a 1-μF capacitor to PLDO to stabilize the PLDO voltage.

The power LDO is designed for use by the device and can be used to supply external circuitry that has a voltage limit of 7 V. The power LDO can also be used to supply the IR or blue LED anode through a diode.

7.3.2.2 Internal LDO Regulator

The internal LDO (INT LDO) regulator powers the TPS8804 amplifiers and digital core with a stable 2.3 V supply. Connect a 1-μF capacitor to VINT to stabilize the output. The INT LDO is always enabled when the device is powered. The INT LDO can be used to supply external circuitry. It is not recommended to power noisy or

photo amplifier stage is connected to the AMUX for ADC reading. This configuration provides high bandwidth and dynamic range for the photodiode signal chain as the gain stage is on-the-fly adjustable.

7.3.3.1 Photo Input Amplifier

The input stage is a wide-bandwidth, low-offset op-amp designed for amplifying photodiode currents. In [Figure 7-2](#), negative feedback causes the photodiode to conduct with zero voltage bias. The photo-current flows through resistors connected from PDP to a reference (GND or PREF) and PDN to PDO. These two resistors determine the gain of the input stage. The same value must be used for these two resistors because PDP and PDN leakage is amplified by these resistors. Capacitors installed in parallel with the resistors compensate the op-amp feedback loop for optimal response. The optimal compensation capacitance depends on the photodiode's capacitance. The compensation capacitance should be adjusted to minimize settling time without having overshoot on the output of the amplifier. Overshoot adds unnecessary noise in the output. The input stage outputs through the PDO pin, which is internally connected to the integrated photo gain stage and AMUX.

The input stage has the option of being referenced to GND or PREF. PREF is a reference that is normally pulled to VINT and is set to 50 mV when PREF_SEL = 1 and either PAMP_EN = 1 or PGAIN_EN = 1. The 50 mV reference keeps the input amplifier in a linear operating region when no signal is applied, improving the speed and zero-current sensitivity of the amplifier. It is generally recommended to set PREF_SEL=1 and connect the external gain resistor and compensation capacitor to PREF. Connect a 100-pF filtering capacitor from PREF to GND to reduce high frequency noise on PREF.

When measuring the photo amplifier output, it is recommended to take multiple ADC samples. Averaging ADC samples approximately reduces the noise by the square root of the amount of samples. The power consumed in a photoelectric smoke measurement is dominated by the LED power consumption, which is proportional to the LED on-time multiplied by the LED current. To maximize the signal-to-noise ratio for a given power level, set the LED pulse length to approximately twice the photo amplifier rise time and take multiple ADC samples while the output is stabilized.

In systems where the compensation capacitor is selected for a slower rise time and lower noise, take multiple ADC samples around the peak of the photo amplifier output.

7.3.3.2 Photo Gain Amplifier

The high-bandwidth, low noise photo gain amplifier connects to the output of the photo input stage to further amplify the photodiode signal. The gain amplifier is adjustable on-the-fly using the I²C interface. The gain amplifier has four settings:

- 5x (4.75x if PREF_SEL=1)
- 11x (10.4x if PREF_SEL=1)
- 20x (18.5x if PREF_SEL=1)
- 35x (32.3x if PREF_SEL=1)

The gain stage has the option of being referenced to GND or PREF with the PREF_SEL bit. When PREF_SEL=1, a 5 mV reference offset counteracts the gain stage's input offset voltage to keep the gain stage output above 50 mV. The 5 mV reference offset is amplified by the gain stage, causing the output to change when the gain is changed, even when there is zero photo-current. It is recommended to connect a 470 k Ω resistor from PREF to VINT if the gain is set to 11x, 20x, or 35x. This resistor changes the PREF voltage to 70 mV and prevents the output from dropping below 50 mV in worst-case conditions. Referencing the gain stage to PREF causes the 50 mV reference to change with signal level due to the finite impedance of the reference. Because the reference is changing with the signal level, the gain is slightly less with PREF_SEL=1.

compensation setting. Therefore, use the LED driver A for powering IR LEDs. If better accuracy is required, calibrate the LED driver current by connecting the CSA or CSB pin to the microcontroller ADC port, measuring the CSA or CSB voltage, and adjusting PDAC_A or PDAC_B until the required current is achieved.

Ensure that the LED current remains below 550 mA, the pulse width remains below 1 ms, and the duty cycle remains below 1%. There is no protection to prevent operation outside these conditions. Ensure the PDAC and TEMPCO registers are programmed before enabling the LED driver.

7.3.4.2 LED Voltage Supply

Enough voltage must be provided to the LED such that the DINA voltage is at least the dropout voltage ($V_{DINA, DROP}$) above the CSA voltage while the LED driver is enabled. Ensure the DINA voltage does not exceed 11.5 V. Because of the high LED drive currents, a large capacitor connected to the LED anode is required to provide pulsed power to the LED. Any of the internal regulators (PLDO, LEDLDO) or external supply (VDC) meeting the voltage requirements can be used to charge the LED capacitor. Connect the LED anode to LEDLDO when $VCC > 11.5 V$.

The LED LDO clamps the VSLC voltage and blocks reverse current with an integrated diode. It is current limited to prevent inrush current caused by charging the large capacitor. The regulation voltage is adjustable in the LEDLDO register. The LED LDO may be operated with VSLC below the regulation voltage. In this case, the LEDLDO voltage stabilizes to VSLC minus a diode voltage drop.

The LED driver current and rise time can vary by a few millivolts and microseconds across the LED anode supply and VCC voltages. It is recommended to use a consistent LED anode voltage whenever the LED driver is enabled.

Connect a capacitor with a value between 1 μF and 100 μF to the LEDLDO.

7.3.5 Carbon Monoxide Sensor AFE




图 7-4. Carbon Monoxide Detection Circuit Referenced to GND




图 7-5. Carbon Monoxide Detection Circuit Referenced to 300mV

The TPS8804 CO AFE connects to an electrochemical CO sensor. The amplifier converts the microamps of sensor current into a voltage readable by an ADC. This is achieved with a low-offset, low-power op-amp with configurable input, gain, and output resistors.

7.3.5.1 CO Transimpedance Amplifier

The CO transimpedance amplifier is a low-offset, low-power op-amp with integrated input, gain, and output resistors. Each of these resistors can be disconnected using the COSW register bits if using external resistors. The input resistor limits amplifier current during a CO sensor connectivity test. The gain resistor amplifies the CO sensor signal. Adjust the gain resistor by changing the COGAIN register bits. Use the output resistor with an external capacitor to filter the CO amplifier output signal.


The CO amplifier has two integrated references. A programmable 1.25-mV to 5-mV reference COREF is internally connected to the op-amp positive terminal. A 300-mV reference is connected to the REF0P3 pin. When the millivolt reference is used, the CO sensor must be connected to GND. The millivolt reference is amplified to offset the amplifier output above GND. When the 300 mV reference is used, the reference offsets the CO amplifier output by 300 mV. In general, either reference can be used. The 300-mV reference offers better DC accuracy at the cost of extra power consumption. The 300 mV reference is generated with a reference and op-amp buffer for high precision. The REF0P3 pin must connect to a 1 nF capacitor for stability if it is enabled. The buffer is designed to source and sink small currents as required by the CO amplifier. The 300 mV reference and the 1.25 mV to 5mV reference cannot be enabled simultaneously.

A resistor connected in parallel with the CO sensor prevents charge from accumulating across its terminals. The output of the CO amplifier is connected to the COO pin for continuous monitoring and the AMUX for periodic sampling.

7.3.5.2 CO Connectivity Test

The built-in CO connectivity test function connects to the PREF pin and is available when the photo amplifier is not referenced to PREF. The COTEST_EN and COTEST_DIR register bits program a pull-up and pull-down switch on PREF. A 200 kΩ pull-up resistor charges the 1 μF capacitor when the CO test is not in use. When PREF is pulled low, charge is injected into the amplifier and the output pulse shape can be used to determine if the sensor is connected. An external MOSFET and pull-up resistor achieves the same function as the internal COTEST circuitry.

7.3.6 SLC Interface Transmitter and Receiver



External component selection depends on SLC protocol. Example configuration is shown

图 7-6. SLC Interface Circuit

In smoke detection systems where the power line carries communication signals between smoke detectors and central fire panels, the SLC interface connects to the power line to transmit and receive data from the MCU. The interface isolates the high voltage power line from the microcontroller, mitigating risk of damage and reducing external component count.

7.3.6.1 SLC Transmitter

Signals are transmitted to the power line by pulling the line low with a controlled current sink. When the driver is enabled, the microcontroller controls the SLC_TX1 and SLC_TX2 outputs by driving MCU_TX1 and MCU_TX2 high. In 图 7-6, the SLC_TX2 output driver connects to an external transistor and current-limiting resistor. The current drawn from the power line is shown in 方程式 1. The SLC_TX1 output driver is able to pull the line completely low. This configuration allows for multi-level communication.

$$I_{\text{SINK}} = \frac{V_{\text{SLC}} - V_{\text{BE}}}{R_{\text{E}}} \quad (1)$$

7.3.6.2 SLC Receiver

The SLC receiver transmits signals from the power line to the microcontroller. A reverse biased Zener diode level shifts the power line. The Zener diode is selected to drop the voltage such that when V_{LINE} is high, the SLCRX pin is above 3 V and when V_{LINE} is low, the SLCRX pin is below 0.5 V. The 100-pF capacitor filters voltage spikes that may occur on V_{LINE} . The hysteretic and deglitched comparator filters spurious noise on V_{LINE} . The comparator output is synchronized with the 32 kHz clock before being deglitched. The hysteresis voltage and deglitch time are programmable with the SLCRX_HYS and SLCRX_DEG register bits. An internal pulldown resistor biases the Zener diode to maintain the SLC_RX voltage below 17 V, the recommended maximum.

7.3.7 AMUX




图 7-7. Analog Multiplexer Circuit

The AMUX switch and buffer are used to connect the various TPS8804 amplifier outputs to a single ADC. The unity-gain amplifier improves the drive strength and fidelity of the analog signals when connected to an ADC. A 330 pF to 1 nF capacitor must be connected to the AMUX pin to stabilize its output. The 10-k Ω resistor filters high-frequency noise in the analog signal. Using a 10-k Ω resistor and 1-nF capacitor reduces noise levels in the photo amplifier signal. The buffer has the option of being bypassed to remove the added offset introduced by the unity-gain amplifier. Because the AMUX requires the bias block (see 节 7.3.8), bypassing the buffer does not eliminate the AMUX current consumption.

7.3.8 Analog Bias Block and 8 MHz Oscillator

A central analog bias block connects to many of the amplifiers, drivers, and regulators. This block is enabled when any of its connected blocks are enabled. Similarly, an internal 8-MHz oscillator is enabled when the photo input amplifier is enabled. 表 7-2 lists the conditions when the bias block and 8-MHz oscillator are enabled. The bias block and 8-MHz oscillator consume current in addition to the connecting blocks whenever they are enabled. Because the specified current consumption of each block does not include the bias block or the 8-MHz oscillator, add the bias block and 8-MHz oscillator currents when calculating system power consumption. Typical values of the bias block and 8-MHz oscillator current are shown in 节 6.6.

表 7-2. Conditions for Enabling the Bias Block and 8 MHz Oscillator

BLOCK	CONDITION	BIAS ENABLED?	8-MHZ OSC ENABLED?
Photo input amplifier	PAMP_EN = 1	Yes	Yes
AMUX buffer	AMUX_SEL[0:2] \neq 000	Yes	No
LED LDO	LEDLDO_EN = 1	Yes	No
Photo gain amplifier	PGAIN_EN = 1	Yes	No

表 7-2. Conditions for Enabling the Bias Block and 8 MHz Oscillator (continued)

BLOCK	CONDITION	BIAS ENABLED?	8-MHZ OSC ENABLED?
LED driver	LEDEN = VMCU and LEDPIN_EN = 1	Yes	No
Temperature monitor	OTS_EN = 1	Yes	No
SLC transmitter	SLCTX_EN = 1	Yes	No

7.3.9 Interrupt Signal Alerts




图 7-8. Interrupt Signal Alert Logic

Configurable interrupt signals notify the MCU when a system anomaly occurs. The interrupt signal indicates the STATUS1 register, which has bits that latch high when reaching various condition limits such as temperature or voltage. Each of the bits in the STATUS1 register can be independently configured to send an interrupt signal by setting the MASK register bit corresponding to each STATUS1 bit. The GPIO bits must be set to 0x2 to output interrupt signals through the GPIO pin, and the STATUS_MCURX bit must be set to 1 to output interrupt signals through the MCU_RX pin. By connecting the GPIO or MCU_RX pin to the microcontroller, the MCU can be immediately notified when a STATUS1 bit changes instead of having to repeatedly read the STATUS1 register. After the device sends the interrupt signal, the signal remains high until the STATUS1 register is read, at which point the fault clears if the error condition is removed.

7.4 Device Functional Modes

7.4.1 Fault States




图 7-9. Fault States Diagram

The TPS8804 device uses several monitors to alert the MCU when system irregularities occur. In addition to alerting the MCU, two monitors cause the device to enter protective fault states:

- MCULDO under-voltage
- system over-temperature

The fault states reduce risk of damage and brown-outs to the system in the event of short circuits or other power errors.

7.4.1.1 MCU LDO Fault

The MCU LDO has an undervoltage monitor to notify the MCU if the LDO falls out of regulation. This monitor is enabled any time the MCU LDO is enabled and its status is in the `MCU_PG` register bit. A 125- μs deglitch time rejects load and line transient spikes that may briefly drop the MCU LDO voltage below the under-voltage threshold. If `MCU_PG` is low while the MCU LDO is enabled and it has been more than 10 ms since the LDO

was enabled or changed voltage, the MCU_ERR register bit latches high. When the MCU_ERR bit is set high and the MCUERR_DIS bit is low, the MCU LDO fault state is entered.

When the MCU LDO fault state is entered, all amplifiers and drivers are disabled. The MCU LDO remains enabled to attempt to recover the system. The device enables the over-temperature monitor (OTS_EN) to prevent a VMCU short circuit from overheating the TPS8804 device. If a VMCU short circuit causes the temperature of the TPS8804 to rise, an over-temperature shutdown occurs and the MCU LDO shuts off.

There are two methods to exit the fault state. Every second in the fault state, the MCU_PG register bit is automatically read. If high, the fault state is exited. The MCU_ERR bit remains high until the STATUS1 register is read. Alternatively, if the STATUS1 register is read and MCU_PG is high, the fault state is exited. When the device exits the MCU_ERR fault state, the device re-enables all blocks that were enabled before the fault state occurred.

If an over-temperature fault occurs while in the MCU LDO fault state, the device enters the over-temperature fault state. The over-temperature fault state disables the MCU LDO in addition to the blocks that are disabled by the MCU LDO fault state. After the device exits the over-temperature fault state, it immediately re-enters the MCU LDO fault state to confirm the MCU LDO status.

7.4.1.2 Over-Temperature Fault

An over-temperature shutdown (OTS) fault occurs if OTS_EN = 1 and the die temperature exceeds 125°C. The fault is masked for 300 μs after setting OTS_EN = 1. OTS_EN must be enabled for at least 300 μs in order to determine if the die has overheated. After the device detects an over-temperature condition, it disables all drivers, amplifiers, and regulators and sets OTS_ERR to 1. This action prevents additional temperature stress caused by a short circuit.

Similar to the MCU LDO fault, the device exits the OTS fault state with two methods:

- The device checks the die temperature once every second. If the temperature is below 110°C, the device exits the fault state.
- Reading the STATUS1 register with the die temperature below 110°C exits the fault state.

When the device exits the OTS fault state, it re-enables all blocks that were enabled before the OTS fault occurred.

7.5 Programming

The TPS8804 serial interface follows the I²C industry standard. The device supports both standard and fast mode, and it supports auto-increment for fast reading and writing of sequential registers. A 33-kΩ pullup resistor connecting the SDA and SCL pins to VMCU is recommended for fast mode operation. The VMCU voltage determines the logic level for I²C communication. The CSEL pin selects the device address. When CSEL is pulled to GND, the device address is 0x3F. When CSEL is pulled to VMCU, the device address is 0x2A.

7.6 Register Maps

表 7-3 lists the memory-mapped registers for the Device registers. All register offset addresses not listed in 表 7-3 should be considered as reserved locations and the register contents should not be modified.

表 7-3. Device Registers

Offset	Acronym	Register Name	Section
0h	REVID	Device Information	Go
1h	STATUS1	Status 1	Go
2h	STATUS2	Status 2	Go
3h	MASK	Interrupt Mask	Go
4h	CONFIG1	Config 1	Go
5h	CONFIG2	Config 2	Go

表 7-3. Device Registers (continued)

Offset	Acronym	Register Name	Section
6h	ENABLE1	Enable 1	Go
7h	ENABLE2	Enable 2	Go
8h	CONTROL	Control	Go
Bh	GPIO_AMUX	GPIO and AMUX	Go
Ch	COSW	CO Switch	Go
Dh	CO	CO Amplifier	Go
Fh	LEDLDO	LED LDO	Go
10h	PH_CTRL	Photo Amplifier	Go
11h	LED_DAC_A	LED DAC A	Go
12h	LED_DAC_B	LED DAC B	Go

Complex bit access types are encoded to fit into small table cells. 表 7-4 shows the codes that are used for access types in this section.

表 7-4. Device Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
RC	R C	Read to Clear
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

7.6.1 REVID Register (Offset = 0h) [reset = 0h]

REVID is shown in 表 7-5.

Return to [Summary Table](#).

表 7-5. REVID Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	CSA_BIN	R	0h	CSA voltage bin for TEMPCOA=11, PDAC_A=00 setting 0h = CSA voltage between specified minimum and typical, closer to minimum 1h = CSA voltage between specified minimum and typical, closer to typical 2h = CSA voltage between specified maximum and typical, closer to typical 3h = CSA voltage between specified maximum and typical, closer to maximum
5-0	RESERVED	R	0h	Reserved

7.6.2 STATUS1 Register (Offset = 1h) [reset = 0h]

STATUS1 is shown in [表 7-6](#).

Return to [Summary Table](#).

表 7-6. STATUS1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	VCCLOW	RC	0h	VCC low warning 0h = no VCCLOW error has occurred 1h = VCC below V_VCCLOW,FALL threshold and VCCLOW_DIS=1 for VCCLOW deglitch time. VCCLOW is masked for 1 ms after VCCLOW_DIS is set to 0
5	MCULDO_ERR	RC	0h	MCU LDO power good error 0h = no MCULDO error has occurred 1h = MCU_PG=0 and MCU_EN=1 for TMCULDO,PG. MCULDO_ERR is masked for TMCULDO,MASK after VMCUSET or MCU_DIS has changed
4	OTS_ERR	RC	0h	Thermal shutdown error 0h = no thermal shutdown error has occurred 1h = junction temperature has exceeded T_SHUTDOWN
3	OTS_WRN	RC	0h	Thermal warning flag 0h = no thermal warning has occurred 1h = junction temperature has exceeded T_WARNING
2-1	RESERVED	R	0h	Reserved
0	SLC_RX	RC	0h	SLC_RX status 0h = deglitched SLC_RX is low or SLCRX_EN=0 1h = deglitched SLC_RX is high and SLCRX_EN=1

7.6.3 STATUS2 Register (Offset = 2h) [reset = 0h]

STATUS2 is shown in [表 7-7](#).

Return to [Summary Table](#).

表 7-7. STATUS2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1	MCU_PG	R	0h	MCU LDO power good indicator 0h = MCU LDO is below power good threshold or MCU_DIS=1 1h = MCU LDO is above power good threshold and MCU_DIS=0
0	RESERVED	R	0h	Reserved

7.6.4 MASK Register (Offset = 3h) [reset = 0h]

MASK is shown in [表 7-8](#).

Return to [Summary Table](#).

表 7-8. MASK Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	VCCLOWM	R/W	0h	V _{CC} low warning interrupt mask 0h = interrupt on VCC low 1h = no interrupt on VCC low

表 7-8. MASK Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	MCULDO_ERRM	R/W	0h	MCU LDO power good error interrupt mask 0h = interrupt on MCULDO power good error 1h = no interrupt on MCULDO power good error
4	OTS_ERRM	R/W	0h	Thermal shutdown error interrupt mask 0h = interrupt on thermal shutdown error 1h = no interrupt on thermal shutdown error
3	OTS_WRNM	R/W	0h	Thermal warning flag interrupt mask 0h = interrupt on thermal warning 1h = no interrupt on thermal warning
2-1	RESERVED	R	0h	Reserved
0	STATUS_MCURX	R/W	0h	Status interrupt on the MCU_RX pin 0h = disable 1h = MCU_RX outputs high if any unmasked STATUS1 flags

7.6.5 CONFIG1 Register (Offset = 4h) [reset = 20h]

CONFIG1 is shown in [表 7-9](#).

Return to [Summary Table](#).

表 7-9. CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	SLCRX_DEG	R/W	0h	SLC_RX deglitch control 0h = none 1h = 125us 2h = 1ms 3h = 20ms
5	SLCRX_PD	R/W	1h	SLC_RX pulldown resistor enable 0h = >1M Ω pulldown resistor on SLC_RX 1h = 100k pulldown resistor on SLC_RX
4-3	VMCUSET	R/W	0h	MCU LDO voltage. Default value is set by MCUSEL on power-up. 0h = 1.5V 1h = 1.8V 2h = 2.5V 3h = 3.3V
2-0	RESERVED	R	0h	Reserved

7.6.6 CONFIG2 Register (Offset = 5h) [reset = 0h]

CONFIG2 is shown in [表 7-10](#).

Return to [Summary Table](#).

表 7-10. CONFIG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	SLCRX_HYS	R/W	0h	SLC receiver comparator hysteresis 0h = 1.2V hysteresis 1h = 0.1V hysteresis
4-0	RESERVED	R	0h	Reserved

7.6.7 ENABLE1 Register (Offset = 6h) [reset = 0h]

ENABLE1 is shown in [表 7-11](#).

Return to [Summary Table](#).

表 7-11. ENABLE1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	SLCRX_EN	R/W	0h	Control of SLC receiver 0h = disable 1h = enable
4	RESERVED	R	0h	Reserved
3	PAMP_EN	R/W	0h	Photo input amplifier control 0h = amplifier disabled 1h = amplifier enabled
2	PGAIN_EN	R/W	0h	Photo Gain amplifier control 0h = amplifier disabled 1h = amplifier enabled
1	RESERVED	R	0h	Reserved
0	LEDLDO_EN	R/W	0h	LED LDO control 0h = disabled 1h = enabled

7.6.8 ENABLE2 Register (Offset = 7h) [reset = 0h]

ENABLE2 is shown in [表 7-12](#).

Return to [Summary Table](#).

表 7-12. ENABLE2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	LEDSEL	R/W	0h	LED input select 0h = LEDENA 1h = LEDENB
6-3	RESERVED	R	0h	Reserved
2	LEDPIN_EN	R/W	0h	LEDEN pin enable 0h = LEDEN pin does not enable LED block 1h = LEDEN pin enables LED block
1	SLCTX_EN	R/W	0h	SLC transmitter enable 0h = SLC transmitter disabled 1h = SLC transmitter enabled
0	RESERVED	R	0h	Reserved

7.6.9 CONTROL Register (Offset = 8h) [reset = 0h]

CONTROL is shown in [表 7-13](#).

Return to [Summary Table](#).

表 7-13. CONTROL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved

表 7-13. CONTROL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5	MCU_DIS	R/W	0h	MCU LDO disable 0h = MCU LDO enabled 1h = MCU LDO disabled
4	VCCLOW_DIS	R/W	0h	VCCLOW brown-out monitor disable 0h = VCCLOW monitor is enabled 1h = VCCLOW monitor is disabled
3	MCUERR_DIS	R/W	0h	MCULDO error mode disable 0h = in case of MCULDO error, FAULT mode is entered 1h = disable entering FAULT mode in case of MCULDO error
2	OTS_EN	R/W	0h	Over-temperature shutdown mode disable 0h = disable entering over-temperature FAULT mode. 1h = in case of over-temperature, FAULT mode is entered and OTS_ERR flag is raised.
1	SOFTRESET	R/W	0h	Set registers to the default value 0h = do not reset registers 1h = reset all registers. SOFTRESET is reset. VMCUSET bits and STATUS1 register is unchanged.
0	RESERVED	R	0h	Reserved

7.6.10 GPIO_AMUX Register (Offset = Bh) [reset = 0h]

GPIO_AMUX is shown in [表 7-14](#).

Return to [Summary Table](#).

表 7-14. GPIO_AMUX Register Field Descriptions

Bit	Field	Type	Reset	Description
7	AMUX_BYP	R/W	0h	Analog multiplexer bypass 0h = analog multiplexer buffer is enabled when AMUX_SEL[1:0] != 0h 1h = analog multiplexer buffer is bypassed with a low-resistance switch
6	RESERVED	R	0h	Reserved
5-4	AMUX_SEL	R/W	0h	Analog multiplexer input select 0h = AMUX off 1h = COO 2h = AOUT_PH 3h = PDO
3	RESERVED	R	0h	Reserved
2-0	GPIO_2:0	R/W	0h	Multi-purpose digital input and output 0h = Hi-Z 1h = TI Reserved 2h = output low if no status errors, high if any unmasked errors 3h = TI Reserved 4h = GPIO or LEDENA enables LED A 5h = GPIO or LEDENB enables LED B 6h = TI Reserved 7h = TI Reserved

7.6.11 COSW Register (Offset = Ch) [reset = 0h]

COSW is shown in [表 7-15](#).

Return to [Summary Table](#).

表 7-15. COSW Register Field Descriptions

Bit	Field	Type	Reset	Description
7	COSWRO	R/W	0h	CO amplifier output resistor (output of amplifier to COO pin) enable 0h = 0 Ohms 1h = 100 kOhms
6	COSWRG	R/W	0h	CO gain resistor (output of amplifier to inverting input of amplifier) enable 0h = Hi-Z 1h = Resistance set by COGAIN register
5	COSWRI	R/W	0h	CO input resistor (inverting input of amplifier to CON pin) enable 0h = 0 Ohms 1h = 1 kOhms
4	COSWREF	R/W	0h	CO reference switch enable 0h = positive input of amplifier connected to COP 1h = positive input of amplifier connected to 1mV to 5mV COREF
3-0	RESERVED	R	0h	Reserved

7.6.12 CO Register (Offset = Dh) [reset = 0h]

CO is shown in [表 7-16](#).

Return to [Summary Table](#).

表 7-16. CO Register Field Descriptions

Bit	Field	Type	Reset	Description
7	REF0P3_EN	R/W	0h	300mV reference enable 0h = Buffer disabled 1h = Buffer enabled
6-5	COREF	R/W	0h	Reference voltage for CO amplifier 0h = 1.25mV 1h = 2.5mV 2h = 3.75mV 3h = 5mV
4-3	COGAIN	R/W	0h	CO amplifier feedback resistance 0h = 1100 kOhm 1h = 300 kOhm 2h = 500 kOhm 3h = 800 kOhm
2	COTEST_DIR	R/W	0h	CO test output direction 0h = pull-down 1h = pull-up
1	COTEST_EN	R/W	0h	Enable COTEST output on PREF 0h = disabled 1h = enabled
0	COAMP_EN	R/W	0h	CO amplifier control 0h = disabled 1h = enabled

7.6.13 LEDLDO Register (Offset = Fh) [reset = 0h]

LEDLDO is shown in [表 7-17](#).

Return to [Summary Table](#).

表 7-17. LEDLDO Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-1	LEDLDO	R/W	0h	LED LDO settings 0h = 7.5V 1h = 8.0V 2h = 8.5V 3h = 9.0V 4h = 9.5V 5h = 10V 6h = Reserved 7h = Reserved
0	RESERVED	R	0h	Reserved

7.6.14 PH_CTRL Register (Offset = 10h) [reset = 0h]

PH_CTRL is shown in [表 7-18](#).

Return to [Summary Table](#).

表 7-18. PH_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-5	TEMPCOB	R/W	0h	LED B Temperature Coefficient Setting 0h = 0.347 mV/C 1h = 0.416 mV/C 2h = 0.693 mV/C 3h = 1.040 mV/C
4-3	TEMPCOA	R/W	0h	LED A Temperature Coefficient Setting 0h = 0.347 mV/C 1h = 0.416 mV/C 2h = 0.693 mV/C 3h = 1.040 mV/C
2	PREF_SEL	R/W	0h	Photo Reference setting 0h = Photo gain amplifier referenced to 0mV 1h = Photo gain amplifier and PREF pin connected to 50mV internal reference
1-0	PGAIN	R/W	0h	Photo Gain setting 0h = 5 1h = 11 2h = 20 3h = 35

7.6.15 LED_DAC_A Register (Offset = 11h) [reset = 0h]

LED_DAC_A is shown in [表 7-19](#).

Return to [Summary Table](#).

表 7-19. LED_DAC_A Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	PDAC_A	R/W	0h	LED DAC A setting 00h to FFh = 0mV to 300mV

7.6.16 LED_DAC_B Register (Offset = 12h) [reset = 0h]

LED_DAC_B is shown in [表 7-20](#).

Return to [Summary Table](#).

表 7-20. LED_DAC_B Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	PDAC_B	R/W	0h	LED DAC B setting 00h to FFh = 0mV to 300mV

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

The TPS8804 supports a variety of smoke alarm platforms, including single-wave or dual-wave photoelectric smoke and CO detection.

8.2 Typical Application




图 8-1. Dual-Wave Photoelectric Smoke and CO Detector

8.2.1 Design Requirements

In this example, a smoke alarm requires the following:

- 100 M Ω photoamplifier transconductance with sub-nanoamp detection
- 100 mA IR LED current with 1-mA/ $^{\circ}$ C temperature compensation
- 50mA blue LED current with 0.1mA/ $^{\circ}$ C temperature compensation

8.2.2 Detailed Design Procedure

8.2.2.1 Photo Amplifier Component Selection

To meet the 100-M Ω photoamplifier transconductance requirement, set the gain stage to 35x with PGAIN = 11. Because the application requires sub-nanoamp current detection, reference the photo amplifier to PREF and set PREF_SEL = 1. This reference offsets the input stage output by 50 mV and offsets the gain stage output by 225 mV. Because the application uses PREF, the gain stage amplification reduces to 32.25x. Divide 100 M Ω by 32.25x to get 3.1 M Ω . The gain is distributed across two resistors, therefore use a resistor with a value of approximately 1.55 M Ω . A 1.5-M Ω resistor is selected. The achieved transconductance is 96.8 M Ω . Use 10-pF of compensation capacitance in parallel with the 1.5-M Ω resistors. Use an oscilloscope with averaging to verify the photo amplifier is quickly settling but not overshooting. If the photo amplifier has overshoot, increase the compensation capacitance. If the photo amplifier is settling slowly, decrease the compensation capacitance.

8.2.2.2 LED Driver Component Selection

The LED current depends on the TEMPCO bits, PDAC register and CSA and CSB resistors. Changing any of these values affects the LED current and temperature compensation. The following method selects the TEMPCO, PDAC, and CSA resistor value based on the required LED current and temperature compensation. The 100-mA LED current and 1 mA/ $^{\circ}$ C temperature compensation is used as an example for LED A. Repeat the process for LED B.

1. Determine the room temperature current and temperature compensation required by the application.
 - 100mA and 1mA/ $^{\circ}$ C is required by the design.
2. Calculate the compensation in percentage per degree by dividing the compensation coefficient by the current and multiplying by 100.
 - 1 mA/ $^{\circ}$ C divided by 100 mA is 1%/ $^{\circ}$ C.
3. Use [表 8-1](#) or [表 8-2](#) to select a TEMPCO setting which contains the required compensation. If the required compensation is in two ranges, use the range with a higher TEMPCO setting. If the required temperature coefficient is not in any of the ranges, choose the TEMPCO and PDAC setting closest to the required temperature coefficient, then go to step 5.
 - 1%/ $^{\circ}$ C is between the minimum and maximum for TEMPCO = 11.
4. Calculate the target CSA voltage. Divide the driver temperature coefficient [mV/ $^{\circ}$ C] by the desired temperature coefficient [%/ $^{\circ}$ C] and multiply by 100.
 - 1.040 mV/ $^{\circ}$ C divided by 1 %/ $^{\circ}$ C is 104 mV.
5. Calculate the CSA resistor by dividing the target CSA voltage by the required current and subtracting 0.1 Ω for internal resistance.
 - 104 mV divided by 100 mA is 1.04 Ω . Subtract 0.1 Ω to get 0.94 Ω .
6. Select the closest available resistor and calculate the final CSA voltage by multiplying the required current by the total resistance (external and internal).
 - Use a 0.92 Ω resistor. Multiply 100 mA and 1.02 Ω to get 102mV CSA voltage.
7. Calculate the PDAC value by subtracting the final CSA voltage by the specified CSA voltage at PDAC = 0x00 and dividing the result by 1.176 mV (the DAC LSB, equal to 300 mV divided by 255).
 - 102 mV minus 79 mV is 23 mV, divided by 1.176 mV is 20. Write 0x14 to the PDAC register.
8. Calibrate the PDAC value. If using the LED A driver, read the CSA_BIN register bits and add 0x11 if CSA_BIN=00b, add 0x06 if CSA_BIN=01b, subtract 0x06 if CSA_BIN=10b, or subtract 0x11 if CSA_BIN=11b. The CSA_BIN value varies from unit to unit and must be read on each unit calibrated using

this method. Alternatively, measure the CSA or CSB voltage using the MCU ADC and adjust PDAC accordingly.

- The microcontroller reads that a unit has CSA_BIN=01b. 0x20 is written to PDAC_A.

表 8-1. Temperature Coefficients for Each TEMPCOA and DAC_A Setting

Register Setting	CSA Voltage [mV], T = 27°C	Temperature Coefficient [mV/°C]	Temperature Coefficient [%/°C]	Coefficient Information
TEMPCOA[1:0] = 11, PDAC_A = 0x00	79	1.040	1.316%	Max for TEMPCO = 11b
TEMPCOA[1:0] = 11, PDAC_A = 0xFF	376	1.040	0.277%	Min for TEMPCO = 11b
TEMPCOA[1:0] = 10, PDAC_A = 0x00	188	0.693	0.369%	Max for TEMPCO = 10b
TEMPCOA[1:0] = 10, PDAC_A = 0xFF	484	0.693	0.143%	Min for TEMPCO = 10b
TEMPCOA[1:0] = 01, PDAC_A = 0x00	277	0.416	0.150%	Max for TEMPCO = 01b
TEMPCOA[1:0] = 01, PDAC_A = 0xFF	572	0.416	0.073%	Min for TEMPCO = 01b
TEMPCOA[1:0] = 00, PDAC_A = 0x00	299	0.347	0.116%	Max for TEMPCO = 00b
TEMPCOA[1:0] = 00, PDAC_A = 0xFF	593	0.347	0.059%	Min for TEMPCO = 00b

表 8-2. Temperature Coefficients for Each TEMPCOB and DAC_B Setting

Register Setting	CSB Voltage [mV], T = 27°C	Temperature Coefficient [mV/°C]	Temperature Coefficient [%/°C]	Coefficient Information
TEMPCOB[1:0] = 11, PDAC_B = 0x00	81	1.040	1.284%	Max for TEMPCO = 11b
TEMPCOB[1:0] = 11, PDAC_B = 0xFF	379	1.040	0.272%	Min for TEMPCO = 11b
TEMPCOB[1:0] = 10, PDAC_B = 0x00	189	0.693	0.369%	Max for TEMPCO = 10b
TEMPCOB[1:0] = 10, PDAC_B = 0xFF	486	0.693	0.143%	Min for TEMPCO = 10b
TEMPCOB[1:0] = 01, PDAC_B = 0x00	277	0.416	0.150%	Max for TEMPCO = 01b
TEMPCOB[1:0] = 01, PDAC_B = 0xFF	572	0.416	0.073%	Min for TEMPCO = 01b
TEMPCOB[1:0] = 00, PDAC_B = 0x00	299	0.347	0.116%	Max for TEMPCO = 00b
TEMPCOB[1:0] = 00, PDAC_B = 0xFF	594	0.347	0.059%	Min for TEMPCO = 00b

Use the same procedure for the blue LED, requiring 50 mA and 0.1 mV/°C, to calculate TEMPCOB = 10, RCSB = 6.8 Ω, VCSB = 345 mV, PDAC_B = 0x85 (before calibration).

The two drivers are identical, except for the CSA_BIN code to improve the accuracy of the LED_A driver for IR LEDs. Connect the IR LED to the LED A driver and the blue LED to the LED B driver in multi-wave systems.

8.2.2.3 LED Voltage Supply Selection

Each of the LED anodes must have enough voltage to forward bias the LED, regulate the CSA and CSB voltage, and exceed the driver dropout voltage requirement from DINA to CSA and DINB to CSB. A typical IR LED at 100 mA has 1.5-V forward voltage. The LED driver dropout voltage at 100 mA is 300 mV. With the CSA voltage set to 100 mV, the dropout voltage of 300 mV, and forward voltage of 1.5 V, at least 1.9 V must be applied to the IR

LED anode for current regulation. Connect the IR LED anode to LEDLDO and set LEDLDO_EN = 1 to charge the IR LED anode capacitor.

A typical blue LED at 50 mA has 4 V forward voltage. For the blue LED, the CSB voltage is 340 mV, the dropout voltage is 300 mV, and the forward voltage is 4 V. Supply over 4.64 V to the anode for the duration of the LED pulse. With a 47 μF capacitor derated to 30 μF , 100 μs LED pulse, the anode voltage drops by 170 mV. Thus, the capacitor must be charged to 4.81 V. If the VCC voltage is between 5 V and 6 V, connect the blue LED anode to VCC through a 1-k Ω resistor. If VCC is between 6 V and 15 V, connect the blue LED anode to LEDLDO and set LEDLDO_EN = 1 to charge the blue LED anode capacitor. The LED LDO has a diode voltage drop between the VSLC voltage and LEDLDO voltage. The LEDLDO prevents the DINA pin from exceeding its recommended operating limit of 11.5 V.

8.2.2.4 Regulator Component Selection

To stabilize the output voltage on each regulator, install 1- μF capacitors on VINT, VMCU, and PLDO. Connect the MCUSEL pin to GND to set the MCU LDO voltage to 1.8V. The MCU LDO can be set to other voltages by changing the MCUSEL pin connection. Connect the MCUSEL pin to GND through a 1 nF capacitor to set the MCU LDO voltage to 3.3 V. Connect MCUSEL to VINT to set the MCU LDO to 2.5 V. Connect MCUSEL to GND with a 620- Ω resistor to set the MCU LDO to 1.5 V.

8.2.3 Application Curves

All curves use the schematics shown in [图 8-1](#). The photo amplifier curves do not have the 470 k Ω PREF resistor installed.




图 8-2. LED Driver and Photo Amplifier Waveforms




图 8-3. LED Driver and Photo Amplifier Waveforms with 128 Averages




图 8-4. Carbon Monoxide Amplifier Waveforms with Calibration Gas

9 Power Supply Recommendations

A 4.5-V to 15-V power supply is recommended on VCC and VS_{LC}. If a blue LED is used with the LED driver, higher voltage may be required. Ensure the power supply can tolerate transient currents caused by the LED driver. A supply capable of 5 mA average current is generally sufficient. Ensure the power supply's rise time is less than 100 ms.

10 Layout

10.1 Layout Guidelines

These blocks require careful layout placement:

- Photo amplifier
- CO amplifier
- Ground plane and traces

10.1.1 Photo Amplifier Layout

The photo amplifier is a very sensitive analog block in the TPS8804 device. Minimal trace lengths must be used to connect the photodiode and relevant external components to PDP, PDN, PDO, PREF and AGND. It is recommended to shield the PDP, PDN, PDO, and PREF traces with the AGND plane.

10.1.2 CO Amplifier Layout

Similar to the photo amplifier, the CO amplifier is very sensitive to noise. Connect the CO electrochemical sensor close to the TPS8804 device and shield the COP, CON, and COO traces with the AGND plane.

10.1.3 Ground Plane Layout

Connect AGND and DGND to the ground plane. Ensure there is a short path from AGND to DGND. Route PGND and its associated blocks (LED driver, SLC transmitter) separately from the ground plane. Connect PGND to AGND at a single point near the IC.

10.2 Layout Example




图 10-1. Photo Amplifier Layout




图 10-2. CO Amplifier Layout




图 10-3. Ground Layout

11 Device and Documentation Support

11.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.2 支持资源

TI E2E™ 支持论坛 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要声明和免责声明

TI 提供技术和可靠性数据 (包括数据表)、设计资源 (包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做任何明示或暗示的担保, 包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任: (1) 针对您的应用选择合适的 TI 产品, (2) 设计、验证并测试您的应用, (3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更, 恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务, TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/legal/termsofsale.html>) 或 [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, 德州仪器 (TI) 公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS8804DCPR	ACTIVE	HTSSOP	DCP	38	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS8804DCP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS8804DCPR	HTSSOP	DCP	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TPS8804DCPR	HTSSOP	DCP	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS8804DCPR	HTSSOP	DCP	38	2000	367.0	367.0	38.0
TPS8804DCPR	HTSSOP	DCP	38	2000	356.0	356.0	35.0

GENERIC PACKAGE VIEW


DCP 38

PowerPAD TSSOP - 1.2 mm max height



4.4 x 9.7, 0.5 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224560/B



4218816/A 10/2018

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

DCP0038A

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4218816/A 10/2018

NOTES: (continued)


- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DCP0038A

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.24 X 5.25
0.125	2.90 X 4.70 (SHOWN)
0.15	2.65 X 4.29
0.175	2.45 X 3.97

4218816/A 10/2018

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司