


CDC3RL02 低相位噪声双通道时钟扇出缓冲器

1 特性

- 低附加噪声：
 - 10kHz 偏移相位噪声时为 -149dBc/Hz
 - 0.37ps (RMS) 输出抖动
- 限制输出转换率可降低 EMI
(对于 10pF 至 50pF 的负载, 上升/下降时间为 1ns 至 5ns)
- 自适应输出级控制反射
- 稳压 1.8V 外部可用 I/O 电源
- 超小型 8 凸点 YFP 0.4mm 间距 WCSP
(0.8mm × 1.6mm)
- ESD 性能超过 JESD 22
 - 2000V 人体放电模型 (A114-A)
 - 1000V 充电器件模型
(JESD22-C101-A III 级)

2 应用

- 手机
- 全球定位系统 (GPS)
- 无线 LAN
- FM 无线电
- WiMAX
- W-BT



Copyright © 2017, Texas Instruments Incorporated

简化版方框图

3 说明

CDC3RL02 是一款双通道时钟扇出缓冲器, 非常适用于需要时钟缓冲且具有最小附加相位噪声和扇出功能的便携式终端设备 (如手机)。该器件将温度补偿晶体振荡器 (TCXO) 等单个主时钟缓冲至多个外设。该器件具有两个时钟请求输入 (CLK_REQ1 和 CLK_REQ2), 其中每个输入均支持单个时钟输出。

CDC3RL02 在主时钟输入 (MCLK_IN) 处接受方波或正弦波, 无需交流耦合电容器。可接受的最小正弦波为 0.3V 信号 (峰峰值)。CDC3RL02 旨在提供极小的通道间偏差、附加输出抖动和附加相位噪声。自适应时钟输出缓冲器可在宽电容负荷范围内提供受控的转换率, 从而更大幅度地降低 EMI 辐射、保持信号完整性, 并更大幅度地减少由时钟分配线上的信号反射造成的振铃效应。

CDC3RL02 具有集成的低压降 (LDO) 稳压器, 该稳压器可接受 2.3V 至 5.5V 的输入电压, 可输出 1.8 V、50mA。该 1.8V 电源可从外部获得, 从而为 TCXO 等外围设备提供稳定电源。

CDC3RL02 采用 0.4mm 间距晶圆级芯片规模 (WCSP) 封装 (0.8mm × 1.6mm), 并经优化可实现极低的待机电流消耗。

器件信息

器件型号 (1)	封装	封装尺寸 (NOM)
CDC3RL02	DSBGA (8)	0.80mm × 1.60mm

(1) 如需了解所有可用封装, 请参阅产品说明书末尾的可订购产品附录。



Table of Contents

1 特性.....	1	8.3 Feature Description.....	10
2 应用.....	1	8.4 Device Functional Modes.....	11
3 说明.....	1	9 Application and Implementation.....	12
4 Revision History.....	2	9.1 Application Information.....	12
5 Device Comparison.....	4	9.2 Typical Application.....	13
6 Pin Configuration and Functions.....	4	9.3 Power Supply Recommendations.....	14
7 Specifications.....	5	9.4 Layout.....	14
7.1 Absolute Maximum Ratings.....	5	10 Device and Documentation Support.....	15
7.2 ESD Ratings.....	5	10.1 接收文档更新通知.....	15
7.3 Recommended Operating Conditions.....	5	10.2 支持资源.....	15
7.4 Thermal Information.....	6	10.3 Trademarks.....	15
7.5 Electrical Characteristics.....	6	10.4 Electrostatic Discharge Caution.....	15
7.6 Typical Characteristics.....	8	10.5 术语表.....	15
8 Detailed Description.....	10	11 Mechanical, Packaging, and Orderable Information.....	15
8.1 Overview.....	10		
8.2 Functional Block Diagram.....	10		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision F (August 2019) to Revision G (November 2022)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• Changed MCLK_IN frequency maximum value from: 54 MHz to: 80 MHz.....	6
• Changed the x-axis range in 图 7-3	8
• Moved the <i>Power Supply Recommendations</i> and <i>Layout</i> sections to the <i>Application and Implementation</i> section.....	14
Changes from Revision E (August 2018) to Revision F (August 2019)	Page
• Changed MCLK_IN frequency maximum value from: 52 MHz to: 54 MHz.....	6
Changes from Revision D (April 2017) to Revision E (August 2018)	Page
• Changed V_{LDO} test conditions to V_{IH} conditions in the <i>Electrical Characteristics</i> table	6
• Added a tablenote to the <i>Function Table</i>	11
• Added content to the <i>LDO</i> section	12
• Changed the last sentence in the <i>Detailed Design Procedure</i> section	13
Changes from Revision C (January 2016) to Revision D (April 2017)	Page
• Updated clock request descriptions in the <i>Pin Functions</i> table.....	4
• Added <i>Receiving Notification of Documentation Updates</i> section.....	15
Changes from Revision B (December 2015) to Revision C (January 2016)	Page
• Added the <i>Device Comparison</i>	4
Changes from Revision A (September 2015) to Revision B (November 2015)	Page
• 添加了热性能信息表、概述、特性说明部分、电源相关建议部分和布局部分.....	1

Changes from Revision * (November 2009) to Revision A (September 2015)**Page**

- 根据新标准更新了文档格式..... **1**
-

5 Device Comparison

表 5-1. Device Comparison

T _A	PACKAGE (1)	ORDERABLE PART NUMBER	BACKSIDE COATING (2)
-40 C to 85 C	YFP	CDC3RL02BYFPR	Yes
-40 C to 85 C	YFP	CDC3RL02YFPR	No

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
 (2) CSP (DSBGA) devices manufactured with backside coating have an increased resistance to cracking due to the increased physical strength of the package. Devices with backside coating are highly encouraged for new designs.

6 Pin Configuration and Functions




图 6-1. YFP Package 8-Pin DSBGA Top View

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
V _{BATT}	A1	I	Input to internal LDO
CLK_OUT1	A2	O	Clock output 1
V _{LDO}	B1	O	1.8 V I/O supply for CDC3RL02 and external TCXO
CLK_REQ1	B2	I	Clock request 1 (from peripheral) for Clock output 1
MCLK_IN	C1	I	Master clock input
CLK_REQ2	C2	I	Clock request 2 (from peripheral) for Clock output 2
GND	D1	-	Ground
CLK_OUT2	D2	O	Clock output 2

表 6-2. YFP Package Pin Assignments

	1	2
A	V _{BATT}	CLK_OUT1
B	V _{LDO}	CLK_REQ1
C	MCLK_LIN	CLK_REQ2
D	GND	CLK_OUT2

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted. ⁽¹⁾

		MIN	MAX	UNIT
V _{BATT}	Voltage range ⁽²⁾	- 0.3	7	V
	Voltage range ⁽³⁾	CLK_REQ_1/2, MCLK_IN	V _{BATT} + 0.3	V
		V _{LDO} , CLK_OUT_1/2 ⁽²⁾	V _{BATT} + 0.3	
I _{IK}	Input clamp current at V _{BATT} , CLK_REQ_1/2, and MCLK_IN	V _I < 0	- 50	mA
I _O	Continuous output current		±20	mA
	Continuous current through GND, V _{BATT} , V _{LDO}		±50	mA
T _J	Operating virtual junction temperature	- 40	150	°C
T _A	Operating ambient temperature range	- 40	85	°C
T _{stg}	Storage temperature range	- 55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) All voltage values are with respect to network ground pin.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000
		Machine Model	200

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

7.3 Recommended Operating Conditions

See ⁽¹⁾

		MIN	MAX	UNIT
V _{BATT}	Input voltage to internal LDO	2.3	5.5	V
V _I	Input voltage	0	1.89	V
V _O	Output voltage	0	1.8	V
V _{IH}	High-level input voltage	1.3	1.89	V
V _{IL}	Low-level input voltage	0	0.5	V
I _{OH}	High-level output current, DC current	- 8		mA
I _{OL}	Low-level output current, DC current		8	mA

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, [SCBA004](#).

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		CDC3RL02	UNIT
		YFP (TSSOP)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	1.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	4.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	18.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report (SPRA953).

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LDO						
V_{OUT}	LDO output voltage	$I_{OUT} = 50 \text{ mA}$	1.71	1.8	1.89	V
C_{LDO}	External load capacitance		1		10	μF
$I_{OUT(SC)}$	Short circuit output current	$R_L = 0 \Omega$		100		mA
$I_{OUT(PK)}$	Peak output current	$V_{BATT} = 2.3 \text{ V}$, $V_{LDO} = V_{OUT} - 5\%$			100	mA
PSR	Power supply rejection	$V_{BATT} = 2.3 \text{ V}$, $I_{OUT} = 2 \text{ mA}$, $f_{IN} = 217 \text{ Hz}$ and 1 kHz $f_{IN} = 3.25 \text{ MHz}$	60			dB
			40			
t_{su}	LDO startup time	$V_{BATT} = 2.3 \text{ V}$, $C_{LDO} = 1 \mu\text{F}$, CLK_REQ_n to $V_{IH} = 1.71 \text{ V}$		0.2		ms
		$V_{BATT} = 5.5 \text{ V}$, $C_{LDO} = 10 \mu\text{F}$, CLK_REQ_n to $V_{IH} = 1.71 \text{ V}$			1	
POWER CONSUMPTION						
I_{SB}	Standby current	Device in standby (all $V_{CLK_REQ_n} = 0 \text{ V}$)		0.2	1	μA
I_{CCS}	Static current consumption	Device active but not switching		0.4	1	mA
I_{OB}	Output buffer average current	$f_{IN} = 26 \text{ MHz}$, $C_{LOAD} = 50 \text{ pF}$		4.2		mA
C_{PD}	Output power dissipation capacitance	$f_{IN} = 26 \text{ MHz}$			44	pF
MCLK_IN INPUT						
I_I	MCLK_IN, CLK_REQ_1/2 leakage current	$V_I = V_{IH}$ or GND			1	μA
C_I	MCLK_IN capacitance	$f_{IN} = 26 \text{ MHz}$		4.75		pF
R_I	MCLK_IN impedance	$f_{IN} = 26 \text{ MHz}$		6		k Ω
f_{IN}	MCLK_IN frequency range		10	26	80	MHz
MCLK_IN LVCMOS SOURCE						
Additive phase noise	$f_{IN} = 26 \text{ MHz}$, $t_r/t_f \leq 1 \text{ ns}$	1-kHz offset		-140		dBc/Hz
		10-kHz offset		-149		
		100-kHz offset		-153		
		1-MHz offset		-148		
Additive jitter	$f_{IN} = 26 \text{ MHz}$, $V_{PP} = 0.8 \text{ V}$, $BW = 10 - 5 \text{ MHz}$		0.37		ps (rms)	
t_{DL}	MCLK_IN to CLK_OUT_n propagation delay			11		ns
DC_L	Output duty cycle	$f_{IN} = 26 \text{ MHz}$, $DC_{IN} = 50\%$	45%	50%	55%	

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCLK_IN SINUSOIDAL SOURCE						
V_{MA}	Input amplitude		0.3		1.8	V
Additive phase noise		$f_{IN} = 26 \text{ MHz}, V_{MA} = 1.8 V_{PP}$	1-kHz offset		-141	dBc/Hz
			10-kHz offset		-149	
			100-kHz offset		-152	
			1-MHz offset		-148	
		$f_{IN} = 26 \text{ MHz}, V_{MA} = 0.8 V_{PP}$	1-kHz offset		-139	
			10-kHz offset		-146	
			100-kHz offset		-150	
			1-MHz offset		-146	
Additive jitter	$f_{IN} = 26 \text{ MHz}, V_{MA} = 1.8 V_{PP}, BW = 10 - 5 \text{ MHz}$		0.41		ps (RMS)	
t_{DS}	MCLK_IN to CLK_OUT_1/2 propagation delay		12		ns	
DC_s	Output duty cycle	$f_{IN} = 26 \text{ MHz}, V_{MA} > 1.8 V_{PP}$	45%	50%	55%	
CLK_OUT_N OUTPUTS						
t_r	20% to 80% rise time	$C_L = 10 \text{ pF to } 50 \text{ pF}$	1		5.2	ns
t_f	20% to 80% fall time	$C_L = 10 \text{ pF to } 50 \text{ pF}$	1		5.2	ns
t_{sk}	Channel-to-channel skew	$C_L = 10 \text{ pF to } 50 \text{ pF} (C_{L1} = C_{L2})$	-0.5		0.5	ns
V_{OH}	High-level output voltage	$I_{OH} = -100 \mu\text{A}$, reference to V_{LDO}	-0.1			V
		$I_{OH} = -8 \text{ mA}$	1.2			
V_{OL}	Low-level output voltage	$I_{OL} = 20 \mu\text{A}$			0.2	V
		$I_{OL} = 8 \text{ mA}$			0.55	

7.6 Typical Characteristics




图 7-1. Additive Phase Noise vs Offset Frequency




图 7-2. Supply Current vs Input Amplitude




图 7-3. Supply Current vs Input Frequency




图 7-4. Supply Current vs Supply Voltage




图 7-5. Standby Current vs Temperature




图 7-6. Power Supply Rejection vs Input Frequency




图 7-7. Sine-Wave Input vs Square-Wave Output




图 7-8. Rise Time vs Load




图 7-9. Fall Time vs Load




图 7-10. Digital Cross-Talk Scope Shot

8 Detailed Description


8.1 Overview

The CDC3RL02 is a two-channel clock fan-out buffer and is ideal for use in portable end-equipment, such as mobile phones, that require clock buffering with minimal additive phase noise and fan-out capabilities. It buffers a single master clock, such as a temperature compensated crystal oscillator (TCXO) to multiple peripherals. The device has two clock request inputs (CLK_REQ1 and CLK_REQ2), each of which enable a single clock output.

The CDC3RL02 accepts square or sine waves at the master clock input (MCLK_IN), eliminating the need for an AC coupling capacitor. The smallest acceptable sine wave is a 0.3-V signal (peak-to-peak). CDC3RL02 has been designed to offer minimal channel-to-channel skew, additive output jitter, and additive phase noise. The adaptive clock output buffers offer controlled slew-rate over a wide capacitive loading range which minimizes EMI emissions, maintains signal integrity, and minimizes ringing caused by signal reflections on the clock distribution lines.

The CDC3RL02 has an integrated Low-Drop-Out (LDO) voltage regulator which accepts input voltages from 2.3 V to 5.5 V and outputs 1.8 V, 50 mA. This 1.8-V supply is externally available to provide regulated power to peripheral devices such as a TCXO.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Low Additive Noise

The CDC3RL02 features -149 dBc/Hz at 10 kHz offset phase noise and 0.37 ps (RMS) of output jitter, to make sure that the buffered signals are clean.

8.3.2 Regulated 1.8-V Externally Available I/O Supply

The CDC3RL02 allows users to connect to the output of the internal LDO, for providing power to other ICs. For more information, refer to [LDO](#).

8.3.3 Ultra-Small 8-bump YFP 0.4-mm Pitch WCSP Package

Using the ultra-small YFP package, the CDC3RL02 is very small and allows it to be placed on a board with minimum work.

8.4 Device Functional Modes

表 8-1 is the function table for CDC3RL02.

表 8-1. Function Table

INPUTS			OUTPUTS	
CLK_REQ1 ⁽¹⁾	CLK_REQ2 ⁽¹⁾	MCLK_IN	CLK_OUT1	CLK_OUT2
L	L	X	L	L
L	H	CLK	L	CLK
H	L	CLK	CLK	L
H	H	CLK	CLK	CLK

(1) If a CLK_OUT will always be enabled, it is acceptable to tie its CLK_REQ pin to an external 1.8 V source (not VLDO).

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

9.1.1 Input Clock Squarer

图 9-1 显示了 CDC3RL02 的输入级。输入信号在 MCLK_IN 可以是方波或正弦波。C_{MCLK} 是一个内部 AC 耦合电容器，允许从 TCXO 到 CDC3RL02 的直接连接，无需外部电容器。




图 9-1. Input Stage with Internal AC Coupling Capacitor

Any external component added in the series path of the clock signal will potentially add phase noise and jitter. The error source associated with the internal decoupling capacitor is included in the specification of the CDC3RL02. The recommended clock frequency band of the CDC3RL02 is 10 MHz to 80 MHz for specified functionality. All performance metrics are specified at 26 MHz. The lowest acceptable sinusoidal signal amplitude is 0.8 V_{PP} for specified performance. Amplitudes as low as 0.3 V_{PP} are acceptable but with reduced phase-noise and jitter performance.

9.1.2 Output Stage


Each output drives 1.8-V LVCMOS levels. Adaptive output buffers limit the rise/fall time of the output to within 1 ns to 5 ns with load capacitance between 10 pF and 50 pF. Fast slew rates introduce EMI into the system. Each output buffer limits EMI by keeping the rise/fall time above 1 ns. Slow rise/fall times can induce additive phase noise and duty cycle errors in the load device. The output buffer limits these errors by keeping the rise/fall time below 5 ns. In addition, the output stage dynamically alters impedance based on the instantaneous voltage level of the output. This dynamic change limits reflections keeping the output signal monotonic during transitions. Each output is active low when not requested to avoid false clocking of the load device.

9.1.3 LDO

A low noise 1.8-V LDO is integrated to provide the I/O supply for the output buffers. The LDO output is externally available to power a clock source such as a TCXO. A clean supply is provided to the clock buffers and the clock source for optimum phase noise performance. The input range of the LDO allows the device to be powered directly from a single cell Li battery. The LDO is enabled by either of the CLK_REQ_N signals. When disabled, the device enters a low power shutdown mode consuming less than 1 μA from the battery. The LDO requires an output decoupling capacitor in the range of 1 μF to 10 μF with an equivalent series resistance (ESR) of at least 0.1 Ω for compensation and high-frequency PSR. This capacitor must stay within the specified range for capacitance and ESR over the entire operating temperature range. A ceramic capacitor can be used if a small external resistance is added in series with it to increase the effective ESR. An input bypass capacitor of 1 μF or larger is recommended.

9.2 Typical Application

The CDC3RL02 is ideal for use in mobile applications as shown in 图 9-2. In this example, a single low noise TCXO system clock source is buffered to drive a mobile GPS receiver and WLAN transceiver. Each peripheral independently requests an active clock by asserting a single clock request line (CLK_REQ_1 or CLK_REQ_2). When both clock request lines are inactive, the CDC3RL02 enters a low current shutdown mode. In this mode, the LDO output, CLK_OUT_1, and CLK_OUT_2 are pulled to GND and the TCXO will be unpowered.



Copyright © 2017, Texas Instruments Incorporated

图 9-2. Mobile Application

When either peripheral requests the clock, the CDC3RL02 will enable the LDO and power the TCXO. The TCXO output (square wave, sine wave, or clipped sine wave) is converted to a square wave and buffered to the requested output.

9.2.1 Design Requirements

For the typical application, the user must know the following parameters.

表 9-1. Design Parameters

PARAMETER	DESCRIPTION	EXAMPLE VALUE
V _{BATT}	Input voltage from battery or power supply	3.7 V
MCLK_IN	Input frequency from a TCXO	26 MHz

9.2.2 Detailed Design Procedure

The designer must make sure that all parameters are within the ranges specified in [Recommended Operating Conditions](#).

Each device which receives a clock output from the CDC3RL02 should have the CLK request pin connected to the appropriate CLK_REQ pin on the CDC3RL02. This will enable the output buffer when a device requests the clock signal.

It is possible to have a control the outputs of the clock by using a GPIO from a controller to control the CLK_REQ pins.

If one of the outputs is unused, then tie the CLK_REQ and CLK_OUT pins to ground. If the user wants a CLK_OUT pin always enabled, it is acceptable to tie the paired CLK_REQ pin to an external 1.8-V source (not V_{LDO} because the LDO output is not enabled until at least one CLK_REQ pin is high).

9.2.3 Application Curve




图 9-3. Sine Wave Input vs Output

9.3 Power Supply Recommendations

General power supply recommendations are to be considered for the CDC3RL02. These include:

- Decoupling capacitors placed close to the V_{BATT} pin of typical values ($1\ \mu\text{F}$)
- V_{BATT} be within the recommended voltage range

9.4 Layout

9.4.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the V_{BATT} pin
- Short trace-lengths should be used to avoid excessive loading
- For improved performance on the clock output lines, use a ground trace on the sides of the clock trace to minimize crosstalk and EMI

9.4.2 Layout Example




图 9-4. Example Layout for YFP Package

10 Device and Documentation Support

10.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

10.2 支持资源

TI E2E™ 支持论坛 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDC3RL02BYFPR	ACTIVE	DSBGA	YFP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	4LN	Samples
CDC3RL02YFPR	ACTIVE	DSBGA	YFP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	4LN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC3RL02YFPR	DSBGA	YFP	8	3000	178.0	9.2	0.9	1.75	0.6	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC3RL02YFPR	DSBGA	YFP	8	3000	220.0	220.0	35.0


YFP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4225242/A 08/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YFP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 50X



SOLDER MASK DETAILS
NOT TO SCALE

4225242/A 08/2019

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 50X

4225242/A 08/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司