

## 音频差分线路接收器 0 dB (G = 1)

 查询样品: [INA2134-EP](#)

### 特性

- 单通道和双通道版本
- 低失真:  $f = 1 \text{ kHz}$  时, 为 **0.0005%**
- 高转换率: **14 V/ms**
- 快速建立时间: **3 ms** 达到 **0.01%**
- 宽电源电压:  **$\pm 4 \text{ V}$  至  $\pm 18 \text{ V}$**
- 低静态电流: 最大值 **3.1 mA**
- 高共模抑制比 (CMRR): **90 dB**
- 固定增益 = **0 dB (1 V/V)**
- 双 **14**-引脚小外形尺寸集成电路 (SOIC) 封装

### 应用

- 音频差分线路接收器
- 求和放大器
- 单位增益反相放大器
- 伪接地生成器
- 仪器积木式构件
- 电流并联监视器
- 电压可控电流源
- 接地环路消除器

### 支持国防, 航空航天, 和医疗应用

- 受控基线
- 一个组装/测试场所
- 一个制造场所
- 军用温度范围 ( **$-55^\circ\text{C}/125^\circ\text{C}$** ) 内可用<sup>(1)</sup>
- 拓展的产品使用寿命
- 拓展的产品变更通知
- 产品可追溯性


(1) 可提供额外温度范围-请与厂家联系

### 说明

INA2134 是一款差分线路接收器, 此接收器含有带片内精密电阻器的高性能运算放大器。此器件完全符合高性能音频应用的需求并且具有极佳的直流 (ac) 性能规范, 其中包括低失真 ( $1 \text{ kHz}$  时为 **0.0005%**) 以及高转换率 (**14 V/ms**), 这确保了良好的动态响应。此外, 宽输出电压摆幅和高输出驱动能力使得此器件可用于多种要求严格的应用。双通道版本特有完全独立的电路, 即使当过驱或者过载时, 也可实现最低串扰和零交感。

INA2134 片上电阻器经过激光微调以实现准确增益和最优共模抑制。而且, 电阻器的出色 TCR 跟踪在全温度范围内保持增益精度和共模抑制。器件可在  **$\pm 4 \text{ V}$  至  $\pm 18 \text{ V}$**  温度范围内正常运行 (**8-V 至 36-V** 总电源)

INA2134 采用 **14**-引脚 SOIC 表面贴装封装并可在军用温度范围,  **$-55^\circ\text{C}$  至  $125^\circ\text{C}$**  下运行。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

**ORDERING INFORMATION<sup>(1)</sup>**

T <sub>A</sub>	PACKAGE	TOP-SIDE MARKING	ORDERABLE PART NUMBER	VID NUMBER	TRANSPORT MEDIA
-55°C to 125°C	SOIC-14 – D	INA2134M	INA2134MDREP	V62/12613-01XE	Tape and Reel, large
			INA2134MDEP	V62/12613-02XE	Tube

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

	VALUE	UNIT
Supply voltage, V+ to V-	40	V
Input voltage range	±80	V
Output short-circuit (to ground) <sup>(2)</sup>	Continuous	
Operating temperature	-55 to 125	°C
Storage temperature	-65 to 150	°C
Junction temperature	150	°C
Lead temperature (soldering, 10 s)	300	°C
ESD Rating	Human Body Model (HBM)	500 V
	Machine Model (MM)	100 V

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) One channel per package.

**THERMAL INFORMATION**

THERMAL METRIC <sup>(1)</sup>		INA2134		UNITS
		D		
		14 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	73.1		°C/W
$\theta_{JC}$	Junction-to-case thermal resistance	31.1		
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(3)</sup>	27.6		
$\psi_{JT}$	Junction-to-top characterization parameter <sup>(4)</sup>	3.2		
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(5)</sup>	27.3		

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (5) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

**ELECTRICAL CHARACTERISTICS**

 At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $R_L = 2\text{ k}\Omega$ , and Ref pin connected to Ground (unless otherwise noted).


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AUDIO PERFORMANCE</b>						
Total harmonic distortion + noise, $f = 1\text{ kHz}$		$V_{IN} = 10\text{ Vrms}$		0.0005		%
Noise floor <sup>(1)</sup>		20 kHz BW		-100		dBu
Headroom <sup>(1)</sup>		THD+N < 1%		23		dBu
<b>FREQUENCY RESPONSE</b>						
Small-signal bandwidth				3.1		MHz
Slew rate				14		V/ $\mu\text{s}$
Settling time:	0.1%	10-V step, $C_L = 100\text{ pF}$		2		$\mu\text{s}$
	0.01%	10-V step, $C_L = 100\text{ pF}$		3		$\mu\text{s}$
Overload recovery time		50% overdrive		3		$\mu\text{s}$
Channel separation (dual), $f = 1\text{ kHz}$				117		dB
<b>OUTPUT NOISE VOLTAGE<sup>(2)</sup></b>						
$f = 20\text{ Hz to } 20\text{ kHz}$				7		$\mu\text{Vrms}$
$f = 1\text{ kHz}$				52		$\text{nV}/\sqrt{\text{Hz}}$
<b>OFFSET VOLTAGE<sup>(3)</sup></b>						
Input offset voltage		$V_{CM} = 0\text{ V}$		$\pm 100$	$\pm 1000$	$\mu\text{V}$
	vs Temperature	$-55^\circ\text{C to } 125^\circ\text{C}$		$\pm 2$		$\mu\text{V}/^\circ\text{C}$
	vs Power supply	$V_S = \pm 4\text{ V to } \pm 18\text{ V}, -55^\circ\text{C to } 125^\circ\text{C}$		$\pm 5$	$\pm 60$	$\mu\text{V/V}$
<b>INPUT</b>						
Common-mode voltage range:	Positive	$V_O = 0\text{ V}$	$2(V+) - 5$	$2(V+) - 4$		V
	Negative	$V_O = 0\text{ V}$	$2(V-) + 5$	$2(V-) + 2$		V
Differential voltage range			See Typical Curve			
Common-mode rejection		$V_{CM} = \pm 31\text{ V}, R_S = 0\ \Omega$	74	90		dB
		$V_{CM} = \pm 31\text{ V}, R_S = 0\ \Omega, -55^\circ\text{C to } 125^\circ\text{C}$	72	85		dB
Impedance: <sup>(4)</sup>	Differential			50		k $\Omega$
	Common-mode			50		k $\Omega$

- (1)  $\text{dBu} = 20\log(\text{Vrms}/0.7746)$ .
- (2) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.
- (3) Includes effects of amplifier's input bias and offset currents.
- (4) 25-k $\Omega$  resistors are ratio matched, but have  $\pm 25\%$  absolute value.

**ELECTRICAL CHARACTERISTICS (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $R_L = 2\text{ k}\Omega$ , and Ref pin connected to Ground (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>GAIN</b>						
Initial				1		V/V
Error		$V_O = -16\text{ V to }16\text{ V}$		$\pm 0.02$	$\pm 0.1$	%
	vs Temperature	$V_O = -16\text{ V to }16\text{ V}, -55^\circ\text{C to }125^\circ\text{C}$		$\pm 2$	$\pm 3.5$	%
	Nonlinearity	$V_O = -16\text{ V to }16\text{ V}$		0.0001		%
<b>OUTPUT</b>						
Voltage output:	Positive	Specified temperature range	$(V+) - 2$	$(V+) - 1.8$		V
	Negative		$(V-) + 2$	$(V-) + 1.6$		V
	Positive		$(V+) - 2.45$	$(V+) - 2.1$		V
	Negative		$(V-) + 2.45$	$(V-) + 1.8$		V
Current limit, continuous to common				$\pm 60$		mA
Capacitive load (stable operation)				500		pF
<b>POWER SUPPLY</b>						
Rated voltage				$\pm 18$		V
Voltage range			$\pm 4$		$\pm 18$	V
Quiescent current (per amplifier)		$I_O = 0\text{ A}$		$\pm 2.4$	$\pm 2.9$	mA
		$I_O = 0\text{ A}, -55^\circ\text{C to }125^\circ\text{C}$		$\pm 2.7$	$\pm 3.1$	mA
<b>TEMPERATURE RANGE</b>						
Specified temperature range			-55		125	$^\circ\text{C}$
Operating temperature range			-55		125	$^\circ\text{C}$
Storage temperature range			-65		150	$^\circ\text{C}$









- A. See datasheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at  $105^\circ\text{C}$  junction temperature (does not include package interconnect life).
- C. The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.

**Figure 1. INA2134 Electromigration Fail Mode/Wirebond Life Derating Chart**







### TYPICAL CHARACTERISTICS

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$  (unless otherwise noted).








**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$  (unless otherwise noted).







**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$  (unless otherwise noted).



**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$  (unless otherwise noted).






## APPLICATION INFORMATION

### Basic Connection

Figure 2 shows the basic connections required for operation of the INA2134. Decoupling capacitors are strongly recommended in applications with noisy or high impedance power supplies. The capacitors should be placed close to the device pins as shown in Figure 2. All circuitry is completely independent in the dual version assuring lowest crosstalk and normal behavior when one amplifier is overdriven or short-circuited.

As shown in Figure 2, the differential input signal is connected to pins 2 and 3. The source impedances connected to the inputs must be nearly equal to assure good common mode rejection. A 10- $\Omega$  mismatch in source impedance will degrade the common-mode rejection of a typical device to approximately 74 dB. If the source has a known impedance mismatch, an additional resistor in series with the opposite input can be used to preserve good common-mode rejection.

Do not interchange pins 1 and 3 or pins 2 and 5, even though nominal resistor values are equal. These resistors are laser trimmed for precise resistor ratios to achieve accurate gain and highest CMR. Interchanging these pins would not provide specified performance.



**Figure 2. Precision Difference Amplifier (Basic Power Supply and Signal Connections)**


### Audio Performance

The INA2134 was designed for enhanced ac performance. Very low distortion, low noise, and wide bandwidth provide superior performance in high quality audio applications. Laser-trimmed matched resistors provide optimum common-mode rejection (typically 90 dB), especially when compared to circuits implemented with an operational amplifier and discrete precision resistors. In addition, high slew rate (14 V/ $\mu$ s) and fast settling time (3 ms to 0.01%) ensure good dynamic performance.

The INA2134 has excellent distortion characteristics. THD+Noise is below 0.002% throughout the audio frequency range. Up to approximately 10-kHz distortion is below the measurement limit of commonly used test equipment. Furthermore, distortion remains relatively flat over its wide output voltage swing range (approximately 1.7 V from either supply).

### Offset Voltage Trim

The INA2134 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 3 shows an optional circuit for trimming the output offset voltage. The output is referred to the output reference terminal (pin 1), which is normally grounded. A voltage applied to the Ref terminal will be summed with the output signal. This can be used to null offset voltage as shown in Figure 3. The source impedance of a signal applied to the Ref terminal should be less than 10  $\Omega$  to maintain good common-mode rejection.



**Figure 3. Offset Adjustment**

### Other Applications

The difference amplifier is a highly versatile building block that is useful in a wide variety of applications. See the INA105 data sheet ([SBOS145](#)) for additional applications ideas, including:

- Current Receiver with Compliance to Rails
- Precision Unity-Gain Inverting Amplifier
- $\pm 10\text{-V}$  Precision Voltage Reference
- $\pm 5\text{-}$  Precision Voltage Reference
- Precision Unity-Gain Buffer
- Precision Average Value Amplifier
- Precision  $G = 2$  Amplifier
- Precision Summing Amplifier
- Precision  $G = 1/2$  Amplifier
- Precision Bipolar Offsetting
- Precision Summing Amplifier with Gain
- Instrumentation Amplifier Guard Drive Generator
- Precision Summing Instrumentation Amplifier
- Precision Absolute Value Buffer
- Precision Voltage-to-Current Converter with Differential Inputs
- Differential Input Voltage-to-Current Converter for Low  $I_{\text{OUT}}$
- Isolating Current Source
- Differential Output Difference Amplifier
- Isolating Current Source with Buffering Amplifier for Greater Accuracy
- Window Comparator with Window Span and Window Center Inputs
- Precision Voltage-Controlled Current Source with Buffered Differential Inputs and Gain
- Digitally Controlled Gain of  $\pm 1$  Amplifier




Figure 4. Precision Summing Amplifier





Figure 5. Boosting Output Current



$$V_0 = (1 + 2R_2/R_1) (V_2 - V_1)$$

Figure 6. High Input Impedance Instrumentation Amplifier

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA2134MDREP	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	INA2134M	<a href="#">Samples</a>
V62/12613-01XE	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	INA2134M	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2134MDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2134MDREP	SOIC	D	14	2500	356.0	356.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  -  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  -  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司