

ISO154x-Q1 低功耗双向 I²C 隔离器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性：
 - 器件温度等级 1：-40°C 至 +125°C 的工作环境温度范围
 - 器件 HBM ESD 分类等级 3A
 - 器件 CDM ESD 分类等级 C6
- 提供功能安全
 - 可帮助进行功能安全系统设计的文档：
[ISO1540-Q1, ISO1541-Q1](#)
- 隔离式双向 I²C 兼容型通信
- 支持高达 1MHz 的工作频率
- 3V 至 5.5V 电源电压范围
- 开漏输出，1 侧灌电流为 3.5mA，而 2 侧灌电流为 35mA
- ±50kV/μs 瞬态抗扰度（典型值）
- 安全相关认证：
 - 符合 DIN EN IEC 60747-17 (VDE 0884-17) 标准的 4242V_{PK} 隔离
 - 符合 UL 1577 标准且持续时长为 1 分钟的 2500V_{RMS} 隔离
 - 根据 IEC 62368-1 终端设备标准，获得 CSA 认证
 - 根据 GB4943.1-2011 标准，实现 CQC 基本绝缘

2 应用

- 电动和混合动力汽车
- 隔离式 I²C 总线
- SMBus 和 PMBus 接口
- 开漏网络
- 电机控制系统
- 电池管理
- I²C 电平转换

3 说明

ISO1540-Q1 和 ISO1541-Q1 器件均为兼容 I²C 接口的低功耗双向隔离器。凭借德州仪器 (TI) 电容隔离技术使用，这些器件的逻辑输入和输出缓冲器由二氧化硅 (SiO₂) 绝缘栅进行隔离。与隔离式电源搭配使用时，这些器件可阻断高电压、隔离接地并防止噪声电流进入本地接地端，以至于干扰或损坏敏感电路。


与光电耦合器相比，这项隔离技术在功能、性能、尺寸、功耗方面具有一定优势。ISO1540-Q1 和 ISO1541-Q1 器件支持将一个完全隔离的 I²C 接口融入小型封装中。

ISO1540-Q1 具有两条隔离式双向通道，分别应用于时钟和数据线，而 ISO1541-Q1 具有一条双向数据通道和一条单向时钟通道。ISO1541-Q1 在具有一个控制器的应用中非常实用，ISO1540-Q1 适用于多控制器应用。对于目标可能需要时钟延展的应用，应使用 ISO1540-Q1 器件。

这些器件通过将 1 侧低电平输出电压偏移至高于 1 侧高电平输入电压的方式实现隔离式双向通信，从而避免标准数字隔离器发生内部逻辑锁存。

器件信息

器件型号	封装	封装尺寸 (标称值)
ISO1540-Q1 ISO1541-Q1	SOIC (8)	4.90mm × 3.91mm



简化原理图



Table of Contents

1 特性	1	7.1 Overview.....	18
2 应用	1	7.2 Functional Block Diagrams.....	18
3 说明	1	7.3 Feature Description.....	19
4 Revision History	2	7.4 Isolator Functional Principle.....	19
5 Pin Configuration and Functions	3	7.5 Device Functional Modes.....	20
6 Specifications	5	8 Application and Implementation	21
6.1 Absolute Maximum Ratings.....	5	8.1 Application Information.....	21
6.2 ESD Ratings.....	5	8.2 Typical Application.....	23
6.3 Recommended Operating Conditions.....	5	9 Power Supply Recommendations	25
6.4 Thermal Information.....	6	10 Layout	26
6.5 Power Ratings.....	6	10.1 Layout Guidelines.....	26
6.6 Insulation Specifications.....	7	10.2 Layout Example.....	26
6.7 Safety-Related Certifications.....	8	11 Device and Documentation Support	27
6.8 Safety Limiting Values.....	8	11.1 Documentation Support.....	27
6.9 Electrical Characteristics.....	9	11.2 Related Links.....	27
6.10 Supply Current Characteristics.....	10	11.3 Receiving Notification of Documentation Updates..	27
6.11 Timing Requirements.....	10	11.4 Community Resources.....	27
6.12 Switching Characteristics.....	11	11.5 Trademarks.....	27
6.13 Insulation Characteristics Curves.....	12	12 Mechanical, Packaging, and Orderable Information	27
6.14 Typical Characteristics.....	13		
7 Detailed Description	18		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (November 2021) to Revision D (December 2022)	Page
• 将提到 I ² C 的旧术语实例通篇更改为控制器和目标。.....	1
• 通篇进行了编辑性和修饰性更改.....	1
• Updated electrical and switching parameters.....	5
• Updated 'DIN VDE V 0884-11:2017-01' to 'DIN EN IEC 60747-17 (VDE 0884-17)' and removed references to 'CSA/IEC 60950-1'.....	8
Changes from Revision B (October 2020) to Revision C (November 2021)	Page
• Changed scaling on mutiple images.....	23
Changes from Revision A (March 2019) to Revision B (October 2020)	Page
• 为“功能安全信息”添加了节 1 要点.....	1
Changes from Revision * (November 2016) to Revision A (March 2019)	Page
• 将 VDE 标准名称从“DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12”更改为 DIN VDE V 0884-11:2017-01 (位于节 1).....	1
• 将节 1 要点从“CSA 元件验收通知 5A、IEC 60950-1 和 IEC 61010-1 终端设备标准”更改为“根据 IEC 60950-1 和 IEC 62368-1 终端设备标准，获得 CSA 认证”.....	1
• 删除了节 1 要点：通过 UL 1577 认证；其他全部认证纳入规划.....	1
• Updated certifications approval status, numbers, standard names, and details according to the latest agency certificates in 节 6.7 table.....	8
• Changed both bypass capacitors From: 10 μF To: 0.1 μF in . Even though larger capacitors can be used, 0.1 μF is the minimum recommended bypass capacitor size.....	23
• Changed both bypass capacitors From: 10 μF To: 0.1 μF in . Even though larger capacitors can be used, 0.1 μF is the minimum recommended bypass capacitor size.....	23

5 Pin Configuration and Functions




图 5-1. ISO1540-Q1 D Package 8-Pin SOIC Top View

表 5-1. Pin Functions—ISO1540-Q1

PIN		I/O	DESCRIPTION
NAME	NO.		
GND1	4	—	Ground, side 1
GND2	5	—	Ground, side 2
SCL1	3	I/O	Serial clock input / output, side 1
SCL2	6	I/O	Serial clock input / output, side 2
SDA1	2	I/O	Serial data input / output, side 1
SDA2	7	I/O	Serial data input / output, side 2
VCC1	1	—	Supply voltage, side 1
VCC2	8	—	Supply voltage, side 2




图 5-2. ISO1541-Q1 D Package 8-Pin SOIC Top View

表 5-2. Pin Functions—ISO1541-Q1

PIN		I/O	DESCRIPTION
NAME	NO.		
GND1	4	—	Ground, side 1
GND2	5	—	Ground, side 2
SCL1	3	I	Serial clock input, side 1
SCL2	6	O	Serial clock output, side 2
SDA1	2	I/O	Serial data input / output, side 1
SDA2	7	I/O	Serial data input / output, side 2
VCC1	1	—	Supply voltage, side 1
VCC2	8	—	Supply voltage, side 2

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
Voltage	VCC1, VCC2	- 0.5	6	V
	SDA1, SCL1	- 0.5	VCC1 + 0.5 ⁽³⁾	
	SDA2, SCL2	- 0.5	VCC2 + 0.5 ⁽³⁾	
I _O Output current	SDA1, SCL1	0	20	mA
	SDA2, SCL2	0	100	
T _{J(MAX)} Maximum junction temperature			150	°C
T _{stg} Storage temperature		- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values here within are with respect to the local ground pin (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins except bus pins	±4000	V
		Bus pins	±8000	
	Charged-device model (CDM), per AEC Q100-011		±1500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
VCC1, VCC2	Supply voltage	3	5.5	V
V _{SDA1} , V _{SCL1}	Input and output signal voltages, side 1	0	VCC1	V
V _{SDA2} , V _{SCL2}	Input and output signal voltages, side 2	0	VCC2	V
V _{IL1}	Low-level input voltage, side 1	0	0.5	V
V _{IH1}	High-level input voltage, side 1	0.7 × VCC1	VCC1	V
V _{IL2}	Low-level input voltage, side 2	0	0.3 × VCC2	V
V _{IH2}	High-level input voltage, side 2	0.7 × VCC2	VCC2	V
I _{OL1}	Output current, side 1	0.5	3.5	mA
I _{OL2}	Output current, side 2	0.5	35	mA
C1	Capacitive load, side 1		40	pF
C2	Capacitive load, side 2		400	pF
f _{MAX}	Operating frequency ⁽¹⁾		1	MHz
T _A	Ambient temperature	- 40	125	°C
T _J	Junction temperature	- 40	136	°C
T _{SD}	Thermal shutdown	139	197	°C

- (1) This represents the maximum frequency with the maximum bus load (C) and the maximum current sink (I_O). If the system has less bus capacitance, then higher frequencies can be achieved.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISO154x-Q1	
		D (SOIC)	
		8 PINS	
			UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	27.2	°C/W
ψ_{JB}	Junction-to-board characterization parameter	54.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report (SPRA953).

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation (both sides)	VCC1 = VCC2 = 5.5 V, $T_J = 150^\circ\text{C}$, C1 = 20 pF, C2 = 400 pF; R1 = 1.4 k Ω , R2 = 94 Ω ; Input a 1-MHz 50% duty cycle clock signal			105	mW
P_{D1}	Maximum power dissipation (side-1)				37	mW
P_{D2}	Maximum power dissipation (side-2)				68	mW

6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	>4	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	>4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.014	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
	Material group		II	
	Overvoltage category	Rated mains voltage $\leq 150 V_{RMS}$	I - IV	
		Rated mains voltage $\leq 300 V_{RMS}$	I - III	
DIN EN IEC 60747-17 (VDE 0884-17)⁽²⁾				
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	V_{PK}
V_{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ $t = 60$ s (qualification) $t = 1$ s (100% production)	4242	V_{PK}
q_{pd}	Apparent charge ⁽³⁾	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM} = 680 V_{PK}$, $t_m = 10$ s	<5	pC
		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM} = 906 V_{PK}$, $t_m = 10$ s	<5	
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM} = 1062 V_{PK}$, $t_m = 1$ s	<5	
C_{IO}	Barrier capacitance, input to output ⁽⁴⁾	$V_{IO} = 0.4 \sin(2\pi ft)$, $f = 1$ MHz	~1	pF
R_{IO}	Isolation resistance, input to output ⁽⁴⁾	$V_{IO} = 500$ V, $T_A = 25^\circ\text{C}$	$>10^{12}$	Ω
		$V_{IO} = 500$ V, $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	$>10^{11}$	
		$V_{IO} = 500$ V at $T_S = 150^\circ\text{C}$	$>10^9$	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V_{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 2500 V_{RMS}$, $t = 60$ s (qualification); $V_{TEST} = 1.2 \times V_{ISO} = 3000 V_{RMS}$, $t = 1$ s (100% production)	2500	V_{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device

6.7 Safety-Related Certifications

VDE	CSA	UL	CQC
Certified according to DIN EN IEC 60747-17 (VDE 0884-17) and DIN EN 61010-1 (VDE 0411-1)	Certified according to CSA/IEC 62368-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB4943.1-2011
Basic Insulation Maximum Transient Overvoltage, 4242 V _{PK} ; Maximum Repetitive Peak Voltage, 566 V _{PK}	2.5-kV _{RMS} Insulation Rating; 300 V _{RMS} Basic Insulation working voltage per CSA 62368-1-14 and IEC 62368-1:2014	Single protection, 2500 V _{RMS}	Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage
Certificate number: 40047657	Master contract number: 220991	File number: E181974	Certificate number: CQC14001109540

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	R _{θJA} = 114.6°C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C, see Figure 6-1			198	mA
		R _{θJA} = 114.6°C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see Figure 6-1			303	
T _S	Safety temperature				150	°C

The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Table 6.4](#) is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

6.9 Electrical Characteristics

over recommended operating conditions, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SIDE 1 (ONLY)						
V_{ILT1}	Voltage input threshold low, SDA1 and SCL1		480	550	660	mV
V_{IHT1}	Voltage input threshold high, SDA1 and SCL1		520	610	700	mV
V_{HYST1}	Voltage input hysteresis	$V_{IHT1} - V_{ILT1}$	40	60		mV
V_{OL1}	Low-level output voltage, SDA1 and SCL1 ⁽¹⁾	$0.5 \text{ mA} \leq (I_{SDA1} \text{ and } I_{SCL1}) \leq 3.5 \text{ mA}$	570		800	mV
ΔV_{OIT1}	Low-level output voltage to high-level input voltage threshold difference, SDA1 and SCL1 ^{(1) (2)}	$0.5 \text{ mA} \leq (I_{SDA1} \text{ and } I_{SCL1}) \leq 3.5 \text{ mA}$	50			mV
SIDE 2 (ONLY)						
V_{ILT2}	Voltage input threshold low, SDA2 and SCL2		$0.3 \times V_{CC2}$	$0.4 \times V_{CC2}$		V
V_{IHT2}	Voltage input threshold high, SDA2 and SCL2		$0.4 \times V_{CC2}$	$0.5 \times V_{CC2}$		V
V_{HYST2}	Voltage input hysteresis	$V_{IHT2} - V_{ILT2}$	$0.05 \times V_{CC2}$			V
V_{OL2}	Low-level output voltage, SDA2 and SCL2	$0.5 \text{ mA} \leq (I_{SDA2} \text{ and } I_{SCL2}) \leq 35 \text{ mA}$			0.4	V
BOTH SIDES						
$ I_{i} $	Input leakage currents, SDA1, SCL1, SDA2, and SCL2	$V_{SDA1}, V_{SCL1} = V_{CC1};$ $V_{SDA2}, V_{SCL2} = V_{CC2}$		0.01	10	μA
C_i	Input capacitance to local ground, SDA1, SCL1, SDA2, and SCL2	$V_I = 0.4 \times \sin(2E6 \pi t) + 2.5 \text{ V}$		7		pF
CMTI	Common-mode transient immunity	See 图 7-3	25	50		kV/ μs
V_{CCUV}	VCC undervoltage lockout threshold ⁽³⁾		1.7	2.5	2.9	V

- (1) This parameter does not apply to the ISO1541-Q1 SCL1 line as it is unidirectional.
- (2) $\Delta V_{OIT1} = V_{OL1} - V_{IHT1}$. This represents the minimum difference between a Low-Level Output Voltage and a High-Level Input Voltage Threshold to prevent a permanent latch condition that would otherwise exist with bidirectional communication.
- (3) Any VCC voltages, on either side, less than the minimum will ensure device lockout. Both VCC voltages greater than the maximum will prevent device lockout.

6.10 Supply Current Characteristics

over recommended operating conditions, unless otherwise noted. For more information, see [Figure 7-1](#).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
3 V ≤ VCC1, VCC2 ≤ 3.6 V						
I _{CC1} Supply current, side 1	ISO1540-Q1	V _{SDA1} , V _{SCL1} = GND1; V _{SDA2} , V _{SCL2} = GND2; R1, R2 = Open; C1, C2 = Open		2.4	7.1	mA
		V _{SDA1} , V _{SCL1} = VCC1; V _{SDA2} , V _{SCL2} = VCC2; R1, R2 = Open; C1, C2 = Open		2.5	4	
	ISO1541-Q1	V _{SDA1} , V _{SCL1} = GND1; V _{SDA2} , V _{SCL2} = GND2; R1, R2 = Open; C1, C2 = Open		2.1	6.1	
		V _{SDA1} , V _{SCL1} = VCC1; V _{SDA2} , V _{SCL2} = VCC2; R1, R2 = Open; C1, C2 = Open		2.3	3.6	
I _{CC2} Supply current, side 2	ISO1540-Q1 and ISO1541-Q1	V _{SDA1} , V _{SCL1} = GND1; V _{SDA2} , V _{SCL2} = GND2; R1, R2 = Open; C1, C2 = Open		1.7	6.7	mA
		V _{SDA1} , V _{SCL1} = VCC1; V _{SDA2} , V _{SCL2} = VCC2; R1, R2 = Open; C1, C2 = Open		1.9	3.5	
4.5 V ≤ VCC1, VCC2 ≤ 5.5 V						
I _{CC1} Supply current, side 1	ISO1540-Q1	V _{SDA1} , V _{SCL1} = GND1; V _{SDA2} , V _{SCL2} = GND2; R1, R2 = Open; C1, C2 = Open		3.1	7.2	mA
		V _{SDA1} , V _{SCL1} = VCC1; V _{SDA2} , V _{SCL2} = VCC2; R1, R2 = Open; C1, C2 = Open		3.1	4.7	
	ISO1541-Q1	V _{SDA1} , V _{SCL1} = GND1; V _{SDA2} , V _{SCL2} = GND2; R1, R2 = Open; C1, C2 = Open		2.8	6.2	
		V _{SDA1} , V _{SCL1} = VCC1; V _{SDA2} , V _{SCL2} = VCC2; R1, R2 = Open; C1, C2 = Open		2.9	4.5	
I _{CC2} Supply current, side 2	ISO1540-Q1 and ISO1541-Q1	V _{SDA1} , V _{SCL1} = GND1; V _{SDA2} , V _{SCL2} = GND2; R1, R2 = Open; C1, C2 = Open		2.3	6.8	mA
		V _{SDA1} , V _{SCL1} = VCC1; V _{SDA2} , V _{SCL2} = VCC2; R1, R2 = Open; C1, C2 = Open		2.5	4	

6.11 Timing Requirements

		MIN	NOM	MAX	UNIT		
t _{UVLO}	Time to recover from UVLO	2.7 V to 0.9 V; See Figure 7-4		30	50	151	μs

6.12 Switching Characteristics

over recommended operating conditions, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
3 V ≤ VCC1, VCC2 ≤ 3.6 V							
t _{fr1}	Output Signal Fall Time (SDA1, SCL1)	See 图 7-1 R1 = 953 Ω, C1 = 40 pF	0.7 × VCC1 to 0.3 × VCC1	8	17	29	ns
			0.9 × VCC1 to 900 mV	16	29	48	
t _{fr2}	Output Signal Fall Time (SDA2, SCL2)	See 图 7-1 R2 = 95.3 Ω, C2 = 400 pF	0.7 × VCC2 to 0.3 × VCC2	14	23	47	ns
			0.9 × VCC2 to 400 mV	35	50	100	
t _{pLH1-2}	Low-to-High Propagation Delay, Side 1 to Side 2	See 图 7-1 R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF	0.55 V to 0.7 × VCC2		33	65	ns
t _{pHL1-2}	High-to-Low Propagation Delay, Side 1 to Side 2		0.7 V to 0.4 V		90	181	ns
PWD ₁₋₂	Pulse Width Distortion t _{pHL1-2} - t _{pLH1-2}				55	123	ns
t _{PLH2-1} ⁽¹⁾	Low-to-High Propagation Delay, Side 2 to Side 1		0.4 × VCC2 to 0.7 × VCC1		47	68	ns
t _{PHL2-1} ⁽¹⁾	High-to-Low Propagation Delay, Side 2 to Side 1		0.4 × VCC2 to 0.9 V		67	109	ns
PWD ₂₋₁ ⁽¹⁾	Pulse Width Distortion t _{PHL2-1} - t _{PLH2-1}				20	49	ns
t _{LOOP1} ⁽¹⁾	Round-trip propagation delay on Side 1		See 图 7-2; R1 = 953 Ω, C1 = 40 pF R2 = 95.3 Ω, C2 = 400 pF	0.4 V to 0.3 × VCC1		100	165
4.5 V ≤ VCC1, VCC2 ≤ 5.5 V							
t _{fr1}	Output Signal Fall Time (SDA1, SCL1)	See 图 7-1 R1 = 1430 Ω, C1 = 40 pF	0.7 × VCC1 to 0.3 × VCC1	6	11	22	ns
			0.9 × VCC1 to 900 mV	13	21	48	
t _{fr2}	Output Signal Fall Time (SDA2, SCL2)	See 图 7-1 R2 = 143 Ω, C2 = 400 pF	0.7 × VCC2 to 0.3 × VCC2	10	18	35	ns
			0.9 × VCC2 to 400 mV	28	41	76	
t _{pLH1-2}	Low-to-High Propagation Delay, Side 1 to Side 2	See 图 7-1 R1 = 1430 Ω, R2 = 143 Ω, C1,2 = 10 pF	0.55 V to 0.7 × VCC2		31	62	ns
t _{pHL1-2}	High-to-Low Propagation Delay, Side 1 to Side 2		0.7 V to 0.4 V		70	139	ns
PWD ₁₋₂	Pulse Width Distortion t _{pHL1-2} - t _{pLH1-2}				38	80	ns
t _{PLH2-1} ⁽¹⁾	Low-to-high propagation delay, side 2 to side 1		0.4 × VCC2 to 0.7 × VCC1		55	80	ns
t _{PHL2-1} ⁽¹⁾	High-to-low propagation delay, Side 2 to side 1		0.4 × VCC2 to 0.9 V		47	85	ns
PWD ₂₋₁ ⁽¹⁾	Pulse Width Distortion t _{PHL2-1} - t _{PLH2-1}				8	34	ns
t _{LOOP1} ⁽¹⁾	Round-trip propagation delay on side 1		See 图 7-2; R1 = 1430 Ω, C1 = 40 pF R2 = 143 Ω, C2 = 400 pF	0.4 V to 0.3 × VCC1		110	180

(1) This parameter does not apply to the ISO1541-Q1 SCL1 line as it is unidirectional.

6.13 Insulation Characteristics Curves




图 6-1. Thermal Derating Curve for Limiting Current per VDE

6.14 Typical Characteristics




图 6-2. Side 1: Output Low Voltage vs Free-Air Temperature




图 6-3. Side 1: Output Low Current vs S_{DA1} or S_{CL1} Applied Voltage




图 6-4. Side 1: Output Fall Time vs Free-Air Temperature




图 6-5. Side 1: Output Fall Time vs Free-air Temperature




图 6-6. Side 2: Output Fall Time vs Free-Air Temperature






图 6-7. Side 2: Output Fall Time vs Free-Air Temperature




C2 = 10 pF

图 6-8. t_{PLH1-2} Propagation Delay vs Free-Air Temperature




C2 = 10 pF

图 6-9. t_{PHL1-2} Propagation Delay vs Free-Air Temperature




R2 = 2.2 kΩ C2 = 400 pF

图 6-10. t_{PLH1-2} Propagation Delay vs Free-Air Temperature




R2 = 2.2 kΩ C2 = 400 pF

图 6-11. t_{PHL1-2} Propagation Delay vs Free-Air Temperature



C1 = 10 pF

图 6-12. t_{PHL2-1} Propagation Delay vs Free-Air Temperature



C1 = 10 pF

图 6-13. t_{PHL2-1} Propagation Delay vs Free-Air Temperature




图 6-14. t_{PLH2-1} Propagation Delay vs Free-Air Temperature




图 6-15. t_{PHL2-1} Propagation Delay vs Free-Air Temperature




图 6-16. t_{LOOP1} vs Free-Air Temperature




图 6-17. t_{LOOP1} vs Free-Air Temperature






图 6-18. CMTI vs Free-Air Temperature

Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

图 7-1. Test Diagram



Copyright © 2016, Texas Instruments Incorporated

图 7-2. t_{Loop1} Setup and Timing Diagram





图 7-3. Common-Mode Transient Immunity Test Circuit



or





图 7-4. t_{UVLO} Test Circuit and Timing Diagrams

7 Detailed Description

7.1 Overview

The I²C bus is used in a wide range of applications because it is simple to use. The bus consists of a two-wire communication bus that supports bidirectional data transfer between a controller device and several target devices. The controller, or processor, controls the bus, specifically the serial clock (SCL) line. Data is transferred between the controller and target through a serial data (SDA) line. This data can be transferred in four speeds: standard mode (0 to 100 kbps), fast mode (0 to 400 kbps), fast-mode plus (0 to 1 Mbps), and high-speed mode (0 to 3.4 Mbps). The most common speeds are the standard and fast modes.

The I²C bus operates in bidirectional, half-duplex mode, while standard digital isolators are unidirectional devices. To make efficient use of one technology supporting the other, external circuitry is required that separates the bidirectional bus into two unidirectional signal paths without introducing significant propagation delay. These devices have their logic input and output buffers separated by TI's capacitive isolation technology using a silicon dioxide (SiO₂) barrier. When used in conjunction with isolated power supplies, these devices block high voltages, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

7.2 Functional Block Diagrams




图 7-1. ISO1540-Q1 Block Diagram




图 7-2. ISO1541-Q1 Block Diagram

7.3 Feature Description

The device enables a complete isolated I²C interface to be implemented within a small form factor having the features listed in 表 7-1.

表 7-1. Features List

PART NUMBER	CHANNEL DIRECTION	RATED ISOLATION ⁽¹⁾	MAXIMUM FREQUENCY
ISO1540-Q1	Bidirectional (SCL) Bidirectional (SDA)	2500 V _{RMS} 4242 V _{PK}	1 MHz
ISO1541-Q1	Unidirectional (SCL) Bidirectional (SDA)		

(1) See 节 6.7 for detailed Isolation specifications.

7.4 Isolator Functional Principle

To isolate a bidirectional signal path (SDA or SCL), the ISO1540-Q1 internally splits a bidirectional line into two unidirectional signal lines, each of which is isolated through a single-channel digital isolator. Each channel output is made open-drain to comply with the open-drain technology of I²C. Side 1 of the ISO1540-Q1 connects to a low-capacitance I²C node, while side 2 is designed for connecting to a fully loaded I²C bus with up to 400 pF of capacitance.




图 7-3. SDA Channel Design and Voltage Levels at SDA1

At first sight, the arrangement of the internal buffers suggests a closed signal loop that is prone to latch-up. However, this loop is broken by implementing an output buffer (B) whose output low-level is raised by a diode drop to approximately 0.75 V, and the input buffer (C) that consists of a comparator with defined hysteresis. The

comparator's upper and lower input thresholds then distinguish between the proper low-potential of 0.4 V (maximum) driven directly by SDA1 and the buffered output low-level of B.

图 7-4 demonstrate the switching behavior of the I²C isolator, ISO1540-Q1, between a controller node at SDA1 and a heavy loaded bus at SDA2.




图 7-4. SDA Channel Timing in Receive and Transmit Directions

7.4.1 Receive Direction (Left Diagram of)

When the I²C bus drives SDA2 low, SDA1 follows after a certain delay in the receive path. The output low is the buffered output of $V_{OL1} = 0.75$ V, which is sufficiently low to be detected by Schmitt-trigger inputs with a minimum input-low voltage of $V_{IL} = 0.9$ V at 3 V supply levels.

When SDA2 is released, its voltage potential increases towards VCC2 following the time-constant formed by R_{PU2} and C_{bus} . After the receive delay, SDA1 is released and also rises towards VCC1, following the time-constant $R_{PU1} \times C_{node}$. Because of the significant lower time-constant, SDA1 may reach VCC1 before SDA2 reaches VCC2 potential.

7.4.2 Transmit Direction (Right Diagram of)

When a controller drives SDA1 low, SDA2 follows after a certain delay in the transmit direction. When SDA2 turns low it also causes the output of buffer B to turn low but at a higher 0.75 V level. This level cannot be observed immediately as it is overwritten by the lower low-level of the controller.

However, when the controller releases SDA1, the voltage potential increases and first must pass the upper input threshold of the comparator, V_{IHT1} , to release SDA2. SDA1 then increases further until it reaches the buffered output level of $V_{OL1} = 0.75$ V, maintained by the receive path. When comparator C turns high, SDA2 is released after the delay in transmit direction. It takes another receive delay until B's output turns high and fully releases SDA1 to move toward VCC1 potential.

7.5 Device Functional Modes

表 7-2 lists the ISO154x-Q1 functional modes.

表 7-2. Function Table

POWER STATE	INPUT	OUTPUT
VCC1 or VCC2 < 2.1 V	X	Z
VCC1 and VCC2 > 2.8 V	L	L
VCC1 and VCC2 > 2.8 V	H	Z
VCC1 and VCC2 > 2.8 V	Z ⁽¹⁾	?

(1) Invalid input condition as an I²C system requires that a pullup resistor to VCC is connected.

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 I²C Bus Overview

The inter-integrated circuit (I²C) bus is a single-ended, multi-controller, 2-wire bus for efficient inter-IC communication in half-duplex mode.

I²C uses open-drain technology, requiring two lines, serial data (SDA) and serial clock (SCL), to be connected to VDD by resistors (see [图 8-1](#)). Pulling the line to ground is considered a logic zero while letting the line float is a logic one. This logic is used as a channel access method. Transitions of logic states must occur while the SCL pin is low. Transitions while the SCL pin is high indicate START and STOP conditions. Typical supply voltages are 3.3 V and 5 V, although systems with higher or lower voltages are allowed.




图 8-1. I²C Bus

I²C communication uses a 7-bit address space with 16 reserved addresses, so a theoretical maximum of 112 nodes can communicate on the same bus. In praxis, however, the number of nodes is limited by the specified, total bus capacitance of 400 pF, which restricts communication distances to a few meters.

The specified signaling rates for the ISO1540-Q1 and ISO1541-Q1 devices are 100 kbps (standard mode), 400 kbps (fast mode), 1 Mbps (fast mode plus).

The bus has two roles for nodes: controller and target. A controller node issues the clock and target addresses, and also initiates and ends data transactions. A target node receives the clock and addresses and responds to requests from the controller. [图 8-2](#) shows a typical data transfer between controller and target.




图 8-2. Timing Diagram of a Complete Data Transfer

The controller initiates a transaction by creating a START condition, following by the 7-bit address of the target it wishes to communicate with. This is followed by a single read and write (R/W) bit, representing whether the controller wishes to write to 0, or to read from 1 the target. The controller then releases the SDA line to allow the target to acknowledge the receipt of data.

The target responds with an acknowledge bit (ACK) by pulling the SDA pin low during the entire high time of the 9th clock pulse on the SCL signal, after which the controller continues in either transmit or receive mode (according to the R/W bit sent), while the target continues in the complementary mode (receive or transmit, respectively).

The address and the 8-bit data bytes are sent most significant bit (MSB) first. The START bit is indicated by a high-to-low transition of SDA while SCL is high. The STOP condition is created by a low-to-high transition of SDA while SCL is high.

If the controller writes to a target, it repeatedly sends a byte with the target sending an ACK bit. In this case, the controller is in controller-transmit mode and the target is in target-receive mode.

If the controller reads from a target, it repeatedly receives a byte from the target, while acknowledging (ACK) the receipt of every byte but the last one (see 图 8-3). In this situation, the controller is in controller-receive mode and the target is in target-transmit mode.

The controller ends the transmission with a STOP bit, or may send another START bit to maintain bus control for further transfers.




图 8-3. Transmit or Receive Mode Changes During a Data Transfer

When writing to a target, a controller mainly operates in transmit-mode and only changes to receive-mode when receiving acknowledgment from the target.

When reading from a target, the controller starts in transmit-mode and then changes to receive-mode after sending a READ request (R/W bit = 1) to the target. The target continues in the complementary mode until the end of a transaction.

备注

The controller ends a reading sequence by not acknowledging (NACK) the last byte received. This procedure resets the target state machine and allows the controller to send the STOP command.

8.2 Typical Application

图 8-4 shows isolated I²C data acquisition system built with TI microcontroller, analog-to-digital converter, and I²C isolator, ISO1541-Q1.

The entire circuit operates from a single 3.3-V supply. A low-power push-pull converter, SN6501-Q1, drives a center-tapped transformer with an output that is rectified and linearly regulated to provide a stable 5-V supply for the data converter.




图 8-4. Isolated I²C Data Acquisition System

8.2.1 Design Requirements

The recommended power supply voltages (VCC1 and VCC2) must be from 3 V to 5.5 V. A recommended decoupling capacitor with a value of 0.1 µF is required between both the VCC1 and GND1 pins, and the VCC2 and GND2 pins to support of power supply voltages transient and to ensure reliable operation at all data rates.

8.2.2 Detailed Design Procedure

The power-supply capacitor with a value of 0.1-µF must be placed as close to the power supply pins as possible. The recommended placement of the capacitors must be 2-mm maximum from input and output power supply pins (VCC1 and VCC2).

The maximum load permissible on the input lines, SDA1 and SCL1, is ≤ 40 pF and on the output lines, SDA2 and SCL2, is ≤ 400 pF.

The minimum pullup resistors on the input lines, SDA1 and SCL1 to VCC1 must be selected in such a way that input current drawn is ≤ 3.5 mA. The minimum pullup resistors on the input lines, SDA2 and SCL2, to VCC2 must be selected in such a way that output current drawn is ≤ 35 mA. The maximum pullup resistors on the

ISO1540-Q1, ISO1541-Q1

ZHCSFS4D - NOVEMBER 2016 - REVISED DECEMBER 2022

input lines (SDA1 and SCL1) to VCC1 and on output lines (SDA1 and SCL1) to VCC2, depends on the load and rise time requirements on the respective lines.




图 8-5. Typical ISO1540-Q1 Circuit Hookup




图 8-6. Typical ISO1541-Q1 Circuit Hookup

8.2.3 Application Curve




图 8-7. Side 1: Low-to-High Transition

9 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, TI recommends connecting a 0.1- μ F bypass capacitor at the input and output supply pins (VCC1 and VCC2). The capacitors should be placed as close to the supply pins as possible. If only a single, primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as TI's [SN6501-Q1](#) device. For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501-Q1 Transformer Driver for Isolated Power Supplies](#) (SLLSEF3).

10 Layout

10.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [图 10-1](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the [Digital Isolator Design Guide](#) (SLLA284)

10.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

10.2 Layout Example




图 10-1. Recommended Layer Stack

11 Device and Documentation Support

11.1 Documentation Support

备注

TI is transitioning to use more inclusive terminology. Some language may be different than what you would expect to see for certain technology areas.

11.1.1 Related Documentation

For related documentation see the following:

- [Digital Isolator Design Guide](#) (SLLA284)
- [TI Isolation Glossary](#) (SLLA353)
- [SN6501-Q1 Transformer Driver for Isolated Power Supplies](#). (SLLSEF3)
- [TPS767xx-Q1 Fast-Transient-Response 1-A Low-Dropout Voltage Regulators](#) (SGLS009)
- [ADS1115-Q1 Low-Power, 16-Bit Analog-to-Digital Converter With Internal Reference](#) (SBAS563)
- [TMS320F2803x Piccolo™ Microcontrollers](#) (TMS320F2803x Piccolo™ Microcontrollers)

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 11-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO1540-Q1	Click here	Click here	Click here	Click here	Click here
ISO1541-Q1	Click here	Click here	Click here	Click here	Click here

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

11.5 Trademarks

Piccolo™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO1540QDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I1540Q	Samples
ISO1540QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I1540Q	Samples
ISO1541QDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I1541Q	Samples
ISO1541QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I1541Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO1540-Q1, ISO1541-Q1 :

- Catalog : [ISO1540](#), [ISO1541](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1540QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO1540QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO1541QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1540QDRQ1	SOIC	D	8	2500	350.0	350.0	43.0
ISO1540QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0
ISO1541QDRQ1	SOIC	D	8	2500	350.0	350.0	43.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ISO1540QDQ1	D	SOIC	8	75	505.46	6.76	3810	4
ISO1541QDQ1	D	SOIC	8	75	505.46	6.76	3810	4



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司