







LMK00338 ZHCSCZ6C - DECEMBER 2013 - REVISED JULY 2021

# LMK00338 8 路输出 PCle 第 1 代/第 2 代/第 3 代/第 4 代/第 5 代时钟缓冲器和电 平转换器

## 1 特性

- 3:1输入多路复用器
  - 两个通用输入运行频率高达 400MHz, 且接受 LVPECL、LVDS、CML、SSTL、HSTL、HCSL 或单端时钟
  - 一个晶体输入可接受 10MHz 至 40MHz 的晶体 或单端时钟
- 共两组,每组均具有4路差动输出
  - HCSL 或高阻抗 (Hi-Z) (每组可选)
  - 100MHz 时 PCIe 第 5 代的附加 RMS 相位抖 动:
    - 15fs RMS(典型值)
- 156.25MHz 时为 -72 dBc
- 通过同步使能输入提供 LVCMOS 输出
- 由引脚控制的配置
- V<sub>CC</sub> 内核电源:3.3V ± 5%
- 3 个独立的 V<sub>CCO</sub> 输出电源: 3.3V/2.5V ± 5%
- 工业温度范围: 40°C 至 +85°C
- 40 接线超薄型四方扁平无引线 (WQFN) 封装 (6mm x 6mm)

#### 2 应用

- 面向 ADC、DAC、多千兆以太网、XAUI、光纤通 道、SATA/SAS、SONET/SDH、CPRI 和高频背板 的时钟分配和电平转换
- 交换机、路由器、线路接口卡、定时卡
- 服务器、计算、PCI Express (PCIe 3.0、4.0、 5.0)
- 远程无线电单元和基带单元

## 3 说明


LMK00338 器件是一款 8 路输出 PCIe 第 1 代/第 2 代/ 第3代/第4代/第5代扇出缓冲器,旨在用于高频、低 抖动时钟、数据分配和电平转换。可从两个通用输入或 一个晶振输入中选择输入时钟。所选择的输入时钟被分 配到两组 HCSL 输出(每组4个)和1个 LVCMOS 输出。LVCMOS 输出具有同步使能输入,在使能或禁 用后可实现无短脉冲运行。LMK00338 由一个 3.3V 内 核电源和三个独立的 3.3V 或 2.5V 输出电源供电运 行。

LMK00338 具有高性能、多用途和电源效率特性,这 使得它成为替代固定输出缓冲器器件的理想选择,同时 还能够增加系统中的时序余裕。

#### 器件信息(1)

器件型号 封装		封装尺寸(标称值)		
LMK00338	WQFN (40)	6.00mm × 6.00mm		

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



LMK00338 功能方框图



Tab	le of	Contents	
1 特性	1	8.3 Feature Description	14
2 应用		8.4 Device Functional Modes	
- <i>—,,,</i> 3 说明		9 Power Supply Recommendations	<mark>22</mark>
4 Revision History		9.1 Current Consumption and Power Dissipation	
5 Pin Configuration and Functions	3	Calculations	
6 Specifications		9.2 Power Supply Bypassing	
6.1 Absolute Maximum Ratings		10 Layout	25
6.2 ESD Ratings		10.1 Layout Guidelines	
6.3 Recommended Operating Conditions	5	10.2 Layout Example	
6.4 Thermal Information		10.3 Thermal Management	
6.5 Electrical Characteristics	6	11 Device and Documentation Support	
6.6 Typical Characteristics	11	11.1 Documentation Support	
7 Parameter Measurement Information	13	11.2 接收文档更新通知	
7.1 Differential Voltage Measurement Terminology	13	11.3 支持资源	
8 Detailed Description	14	11.4 Trademarks	
8.1 Overview		11.5 静电放电警告	<mark>27</mark>
8.2 Functional Block Diagram	14	11.6 术语表	27 ———
4 Revision History			
注:以前版本的页码可能与当前版本的页码不同			
Changes from Revision B (June 2017) to Revis	sion C	(July 2021)	Page
代/第2代/第3代/第4代/第5代时钟缓冲器和 • 更改了目标应用,方法为将附加应用添加到第二	7 <i>电平</i> 系 二个和3	<i>和电平转换器</i> 更改为: <i>LMK00338 8 路输出 PCIe 转换器</i> 第三个要点,并且从第一个要点中删除高速和串行打	1 接口。

•	Added additive RMS phase jitter for PCle 4.0 and PCle 5.0 to the Electrical Characteristics table6
•	Removed the LVPECL Phase Noise at 100 MHz graph11
•	Changed the third paragraph in <i>Driving the Clock Inputs</i> section to include CLKin* and LVCMOS text.
	Revised to better correspond with information in the <i>Electrical Characteristics</i> table

Added PCIe 4.0 compliance data......6

•	Changed the bypass cap text to signal attenuation text of the fourth paragraph in <i>Driving the Clock Inputs</i>	
	section	17
•	Changed the Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing image with revised	

Changes from Revision A (October 2014) to Revision B (June 2017)	Page
	- 3 -

	•	己将整个数据表中的 CLKoutA	EN 和 CLKoutB	EN 引脚更改为 CL	KoutA EN 和	CLKoutB EN
--	---	-------------------	--------------	-------------	------------	------------

CI	hanges from Revision * (December 2013) to Revision A (October 2014)	age
_	添加、更新或重命名了以下各个部分:器件信息表、 <i>应用和实施;电源建议;布局;器件和文档支持;机机 封装和可订购信息</i>	<u>₹</u> 、
•	Added PCIE Gen4 additive jitter to the Electrical Characteristics table	
•	Changed 1 MHz to 12 kHz	6
	Added 图 10-1	



# **5 Pin Configuration and Functions**




图 5-1. RTA Package 40-Pin WQFN Top View

表 5-1. Pin Functions<sup>(3)</sup>

PIN		TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.	
CLKin0	16	I	Universal clock input 0 (differential/single-ended)	
CLKin0*	17	I	Universal clock input 0 (differential/single-ended)	
CLKin1	34	I	Universal clock input 1 (differential/single-ended)	
CLKin1*	33	I	Universal clock input 1 (differential/single-ended)	
CLKoutA_EN	11	I	Bank A low active output buffer enable <sup>(2)</sup>	
CLKoutA0	1	0	Differential clock output A0.	
CLKoutA0*	2	0	Differential clock output A0.	
CLKoutA1	4	0	Differential clock output A1.	
CLKoutA1*	5	0	Differential clock output A1.	
CLKoutA2	7	0	Differential clock output A2.	
CLKoutA2*	8	0	Differential clock output A2.	
CLKoutA3	9	0	Differential clock output A3.	
CLKoutA3*	10	0	Differential clock output A3.	
CLKoutB_EN	19	I	Bank B low active output buffer enable <sup>(2)</sup>	
CLKoutB1	27	0	Differential clock output B1.	
CLKoutB1*	26	0	Differential clock output B1.	
CLKoutB0	30	0	Differential clock output B0.	
CLKoutB0*	29	0	Differential clock output B0.	
CLKoutB2	24	0	Differential clock output B2.	
CLKoutB2*	23	0	Differential clock output B2.	
CLKoutB3	22	0	Differential clock output B3.	



## 表 5-1. Pin Functions<sup>(3)</sup> (continued)

PIN		TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
CLKoutB3*	21	0	Differential clock output B3.	
CLKin_SEL0	15	I	Clock input selection pins (2)	
CLKin_SEL1	18	I	Clock input selection pins (2)	
GND	20, 31, 40	GND	Ground	
OSCin	13	Ĺ	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.	
OSCout	14	0	Output for crystal. Leave OSCout floating if OSCin is driven by a single-ended clock.	
REFout	36	0	LVCMOS reference output. Enable output by pulling REFout_EN pin high.	
REFout_EN	38	I	REFout enable input. Enable signal is internally synchronized to selected clock input. (2)	
V <sub>CC</sub>	12, 32, 35, 39	PWR	Power supply for Core and Input buffer blocks. The $V_{CC}$ supply operates from 3.3 V. Bypass with a 0.1- $\mu$ F low-ESR capacitor placed very close to each $V_{CC}$ pin.	
V <sub>CCOA</sub>	3, 6	PWR	Power supply for Bank A Output buffers. $V_{CCOA}$ can operate from 3.3 V or 2.5 V. The $V_{CCOA}$ pins are internally tied together. Bypass with a 0.1- $\mu$ F low-ESR capacitor placed very close to each $V_{CCO}$ pin. (1)	
V <sub>CCOB</sub>	25, 28	PWR	Power supply for Bank B Output buffers. $V_{CCOB}$ can operate from 3.3 V or 2.5 V. The $V_{CCOB}$ pins are internally tied together. Bypass with a 0.1- $\mu$ F low-ESR capacitor placed very close to each $V_{CCO}$ pin. (1)	
V <sub>CCOC</sub>	37	PWR	Power supply for REFout Output buffer. $V_{CCOC}$ can operate from 3.3 V or 2.5 V. Bypass with a 0.1- $\mu$ F low-ESR capacitor placed very close to each $V_{CCO}$ pin. <sup>(1)</sup>	

The output supply voltages/pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) is referred to generally as V<sub>CCO</sub> when no distinction is needed, or when the output supply can be inferred by the output bank/type.
 CMOS control input with internal pull-down resistor.

Product Folder Links: LMK00338

Submit Document Feedback

Any unused output pins should be left floating with minimum copper length (see note in *Clock Outputs*), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See *Clock Outputs* for output configuration or *Termination and Use of* Clock Drivers output interface and termination techniques.

## 6 Specifications

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V <sub>CC</sub> , V <sub>CCO</sub>	Supply voltages	- 0.3	3.6	V
V <sub>IN</sub>	Input voltage	- 0.3	$(V_{CC} + 0.3)$	V
T <sub>L</sub>	Lead temperature (solder 4 s)		260	°C
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V
		Machine model (MM)	±150	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

		MIN	TYP	MAX	UNIT	
T <sub>A</sub>	Ambient temperature	- 40	25	85	°C	
T <sub>J</sub> Junction temperature				125	°C	
V <sub>CC</sub>	Core supply voltage		3.15	3.3	3.45	V
V <sub>CCO</sub>	Output supply voltage <sup>(1)</sup> (2)	3.3-V range	3.3 - 5%	3.3	3.3 + 5%	V
		2.5-V range	2.5 - 5%	2.5	2.5 + 5%	V

<sup>(1)</sup> The output supply voltages/pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be referred to generally as V<sub>CCO</sub> when no distinction is needed, or when the output supply can be inferred by the output bank/type.

### **6.4 Thermal Information**

		LMK00338	
	THERMAL METRIC <sup>(1)</sup>	RTA (WQFN)	UNIT
		40 PINS <sup>(2)</sup>	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	31.4	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	7.2 (DAP)	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

<sup>(2)</sup>  $V_{CCO}$  should be less than or equal to  $V_{CC}$  ( $V_{CCO} \le V_{CC}$ ).

<sup>(2)</sup> Specification assumes 9 thermal vias connect the die attach pad (DAP) to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. TI recommends using the maximum number of vias in the board layout.



#### **6.5 Electrical Characteristics**

Unless otherwise specified:  $V_{CC}$  = 3.3 V ± 5%,  $V_{CCO}$  = 3.3 V ± 5%, 2.5 V ± 5%,  $^-$  40°C  $\lesssim$  T<sub>A</sub>  $\lesssim$  85°C, CLKin driven differentially, input slew rate  $\geqslant$  3 V/ns. Typical values represent most likely parametric norms at  $V_{CC}$  = 3.3 V,  $V_{CCO}$  = 3.0 V,  $V_{CCO}$  =

PARAMETER		TEST COM	MIN	TYP	MAX	UNIT	
CURRENT CO	NSUMPTION (3)						
ICC CODE	CC CORE		CLKinX selected			10.5	mA
ICC_CORE	disabled	OSCin selected			10	13.5	mA
ICC_HCSL					31	38.5	mA
ICC_CMOS					3.5	5.5	mA
ICCO_HCSL	Additive output supply current, HCSL banks enabled	Includes Output Bank B for both banks, R <sub>T</sub> = 50 bank			68	84	mA
ICCO_CMOS	Additive output supply current, LVCMOS output enabled	200 MHz, C <sub>L</sub> = 5 pF	$V_{CCO} = 3.3 \text{ V } \pm 5\%$ $V_{CCO} = 2.5 \text{V } \pm 5\%$		7	10 8	mA mA
POWER SUPF	PLY RIPPLE REJECTION (PSRR)						
	Ripple-induced phase spur level <sup>(4)</sup>	156.25 MHz			- 72		
PSRR <sub>HCSL</sub>	Differential HCSL output	312.5 MHz			- 63		dBc
CMOS CONTE	ROL INPUTS (CLKin_SELn, CLKout_T	YPEn, REFout_EN)					
V <sub>IH</sub>	High-level input voltage			1.6		Vcc	V
V <sub>IL</sub>	Low-level input voltage			GND		0.4	V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CC</sub> , internal pulldown resistor				50	μА
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V, internal pulldown resistor		- 5	0.1		μА
CLOCK INPUT	TS (CLKin0/CLKin0*, CLKin1/CLKin1*	)					
f <sub>CLKin</sub>	Input frequency range <sup>(10)</sup>	Functional up to 400 MH Output frequency range per output type (refer to output specifications)	and timing specified	DC		400	MHz
V <sub>IHD</sub>	Differential input high voltage					V <sub>CC</sub>	V
V <sub>ILD</sub>	Differential input low voltage	CLKin driven differential	lly	GND			V
V <sub>ID</sub>	Differential input voltage swing <sup>(5)</sup>			0.15		1.3	V
		V <sub>ID</sub> = 150 mV		0.25		V <sub>CC</sub> -	
V <sub>CMD</sub>	Differential input CMD common- mode voltage	V <sub>ID</sub> = 350 mV	0.25		V <sub>CC</sub> -	V	
		V <sub>ID</sub> = 800 mV		0.25		V <sub>CC</sub> - 0.9	
V <sub>IH</sub>	Single-ended input IH high voltage	CLKinX driven single-ended (AC- or DC-coupled), CLKinX* AC-coupled to GND or externally biased within V <sub>CM</sub> range				VCC	V
V <sub>IL</sub>	Single-ended input IL low voltage			GND			V
V <sub>I_SE</sub>	Single-ended input voltage swing <sup>(14)</sup>			0.3		2	Vpp
V <sub>CM</sub>	Single-ended input CM common- mode voltage	externally biased Willilli	v <sub>CM</sub> range	0.25		V <sub>CC</sub> - 1.2	V

Submit Document Feedback

www.ti.com.cn

Unless otherwise specified:  $V_{CC}$  = 3.3 V ± 5%,  $V_{CCO}$  = 3.3 V ± 5%, 2.5 V ± 5%,  $^-$  40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, CLKin driven differentially, input slew rate  $\geq$  3 V/ns. Typical values represent most likely parametric norms at  $V_{CC}$  = 3.3 V,  $V_{CCO}$  =

	PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
ISO <sub>MUX</sub>	Mux isolation, CLKin0 to CLKin1	f <sub>OFFSET</sub> > 50 kHz, P <sub>CLKinX</sub> = 0 dBm	f <sub>CLKin0</sub> = 100 MHz		- 84		dBc



Unless otherwise specified:  $V_{CC}$  = 3.3 V ± 5%,  $V_{CCO}$  = 3.3 V ± 5%, 2.5 V ± 5%, -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, CLKin driven differentially, input slew rate  $\geq$  3 V/ns. Typical values represent most likely parametric norms at  $V_{CC}$  = 3.3 V,  $V_{CCO}$  = 3.3 V,  $V_{CCO}$  = 3.3 V,  $V_{CCO}$  = 3.3 V, and at the Recommended Operating Conditions at the time of product characterization and are not ensured.

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			f <sub>CLKin0</sub> = 200 MHz		- 82		
			f <sub>CLKin0</sub> = 500 MHz		- 71		
			f <sub>CLKin0</sub> = 1000 MHz		- 65		
CRYSTAL INT	ERFACE (OSCin, OSCout)						
F <sub>CLK</sub>	External clock frequency range <sup>(10)</sup>	OSCin driven single-en	ded, OSCout floating			250	MHz
F <sub>XTAL</sub>	Crystal frequency range	Fundamental mode cry to 30 MHz) ESR ≤ 125	`	10		40	MHz
C <sub>IN</sub>	OSCin input capacitance				1		pF
HCSL OUTPU	TS (CLKoutAn/CLKoutAn*, CLKoutE	Bn/CLKoutBn*)					
f <sub>CLKout</sub>	Output frequency range <sup>(10)</sup>	$R_L$ = 50 $\Omega$ to GND, $C_L$	≤ 5 pF	DC		400	MHz
Jitter <sub>ADD_PCle</sub>	Additive RMS phase jitter for PCle 5.0 <sup>(10)</sup>	PCIe Gen 5 filter	CLKin: 100 MHz, Slew rate ≥ 0.5 V/ns		0.015	0.03	ps
Jitter <sub>ADD_PCle</sub>	Additive RMS phase jitter for PCIe 4.0 <sup>(10)</sup>	PCIe Gen 4, PLL BW = 2 - 5 MHz, CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 1.8 V/ns		0.03	0.05	ps
Jitter <sub>ADD_PCle</sub>	Additive RMS phase jitter for PCIe 3.0 <sup>(10)</sup>	PCIe Gen 3, PLL BW = 2 - 5 MHz, CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 0.6 V/ns		0.03	0.15	ps
littor	Additive RMS jitter integration	V <sub>CCO</sub> = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		77		fs
Jitter <sub>ADD</sub>	bandwidth to 20 MHz <sup>(8) (9)</sup>	$R_T = 50 \Omega$ to GND	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns	86			IS
Noise Floor	10 MIL-(8) (9)	V <sub>CCO</sub> = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		- 161.3		dBc/Hz
Noise Floor	Noise floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(8)</sup> (9)	$R_T = 50 \Omega$ to GND	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns	- 156.3			ubc/HZ
DUTY	Duty cycle <sup>(10)</sup>	50% input clock duty cy	/cle	45%		55%	
V <sub>OH</sub>	Output high voltage	T <sub>A</sub> = 25°C, DC measure	ement,	520	810	920	mV
V <sub>OL</sub>	Output low voltage	$R_T = 50 \Omega$ to GND		- 150	0.5	150	mV
V <sub>CROSS</sub>	Absolute crossing voltage <sup>(10)</sup> (11)	$R_L = 50 \Omega$ to GND,		160	350	460	mV
$\Delta V_{CROSS}$	Total variation of V <sub>CROSS</sub>	$C_L \leqslant 5 \text{ pF}$				140	mV
t <sub>R</sub>	Output rise time 20% to 80% <sup>(11)</sup> (14)		smission line up to 10 in.		300	500	ps
t <sub>F</sub>	Output fall time 80% to 20% <sup>(11)</sup> (14)	with 50- $\Omega$ characteristi R <sub>L</sub> = 50 $\Omega$ to GND, C <sub>L</sub>	' '		300	500	ps

www.ti.com.cn

Unless otherwise specified:  $V_{CC}$  = 3.3 V ± 5%,  $V_{CCO}$  = 3.3 V ± 5%, 2.5 V ± 5%,  $-40^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  85°C, CLKin driven differentially, input slew rate  $\geq$  3 V/ns. Typical values represent most likely parametric norms at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CCO} = 3.3 \text{ V}$ , T<sub>A</sub> = 25°C, and at the *Recommended Operating Conditions* at the time of product characterization and are not ensured. (1) (2)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
LVCMOS OU	TPUT (REFout)		-				
f <sub>CLKout</sub>	Output frequency range <sup>(10)</sup>	$C_L \leqslant 5 \text{ pF}$		DC		250	MHz
Jitter <sub>ADD</sub>	Additive RMS jitter integration bandwidth 1 MHz to 20 MHz <sup>(7)</sup>	$V_{CCO}$ = 3.3 V, $C_L \le 5 \text{ pF}$	100 MHz, Input slew rate ≥ 3 V/ns		95		fs
Noise Floor	Noise floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(8) (9)</sup>	$V_{CCO}$ = 3.3 V, $C_L \le 5 \text{ pF}$ 100 MHz, Input slew rate $\ge 3$ V/ns			- 159.3		dBc/Hz
DUTY	Duty cycle <sup>(10)</sup>	50% input clock duty cy	cle	45%		55%	
V <sub>OH</sub>	Output high voltage	1-mA load		V <sub>CCO</sub> - 0.1			V
V <sub>OL</sub>	Output low voltage					0.1	V
I <sub>ОН</sub>	Output high current (source)		V <sub>CCO</sub> = 3.3 V		28		m Λ
			V <sub>CCO</sub> = 2.5 V		20		mA
$I_{OL}$	Output low current (sink)	$V_O = V_{CCO} / 2$	V <sub>CCO</sub> = 3.3 V		28	m A	
			V <sub>CCO</sub> = 2.5 V		20		mA
t <sub>R</sub>	Output rise time 20% to 80% <sup>(11)</sup> (14)	250 MHz, uniform trans	mission line up to 10 in.		225	400	ps
t <sub>F</sub>	Output fall time 80% to 20% <sup>(11)</sup> (14)	with 50- $\Omega$ characteristic $\Omega$ to GND, $C_L \le 5$ pF	c impedance, R <sub>L</sub> = 50		225	400	ps
t <sub>EN</sub>	Output enable time <sup>(12)</sup>	C <sub>I</sub> ≤ 5 pF				3	cycles
t <sub>DIS</sub>	Output disable time <sup>(12)</sup>	CL ≪ 5 pr				3	cycles
PROPAGATI	ON DELAY and OUTPUT SKEW						
t <sub>PD_HCSL</sub>	Propagation delay CLKin-to-HCSL <sup>(11)</sup>	$R_T = 50 \Omega$ to GND, $C_L \le 5 pF$		295	590	885	ps
	Propagation delay CLKin-to-	0 < 5 5	V <sub>CCO</sub> = 3.3 V	900	1475	2300	
t <sub>PD_CMOS</sub>	LVCMOS <sup>(11)</sup> (14)	$C_L \le 5 \text{ pF}$	V <sub>CCO</sub> = 2.5 V	1000	1550	2700	ps
t <sub>SK(O)</sub>	Output skew <sup>(10)</sup> (11) (13)	Skew specified between any two CLKouts.			30	50	ps
t <sub>SK(PP)</sub>	Part-to-part output skew HCSL <sup>(11)</sup> (14) (13)	Load conditions are the delay specifications.	same as propagation		80	120	ps

- The output supply voltages/pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be referred to generally as V<sub>CCO</sub> when no distinction is needed, or when the output supply can be inferred by the output bank/type.
- The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics conditions and notes. Typical specifications are estimations only and
- See Power Supply Recommendations for more information on current consumption and power dissipation calculations.
- Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the V<sub>CCO</sub> supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) =  $[(2 \times 10^{(PSRR/20)})/(\pi \times f_{CLK})] \times 1E12$
- See Differential Voltage Measurement Terminology for definition of V<sub>ID</sub> and V<sub>OD</sub> voltages.
- The ESR requirements stated must be met to ensure that the oscillator circuitry has no start-up issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to Crystal Interface for crystal drive level considerations.
- For the 100-MHz and 156.25-MHz clock input conditions, Additive RMS Jitter (J<sub>ADD</sub>) is calculated using Method #1: J<sub>ADD</sub> = SQRT(J<sub>OUT</sub> <sup>2</sup> - J<sub>SOURCE</sub> <sup>2</sup>), where J<sub>OUT</sub> is the total RMS jitter measured at the output driver and J<sub>SOURCE</sub> is the RMS jitter of the clock source applied to CLKin. For the 625-MHz clock input condition, additive RMS jitter is approximated using Method #2: J<sub>ADD</sub> = SQRT(2 × 10<sup>dBc/10</sup>) / (2 × π × f<sub>CLK</sub>), where dBc is the phase noise power of the output noise floor integrated from 1-MHz to 20-MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor +  $10 \times \log_{10}(20 \text{ MHz} - 1 \text{ MHz})$ . The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the Noise Floor vs. CLKin Slew Rate and RMS Jitter vs. CLKin Slew Rate plots in Typical
- The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.



- (9) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) is less susceptible to degradation in noise floor at lower slew rates due to its common-mode noise rejection.

  However, TI recommends using the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.
- (10) Specification is ensured by characterization and is not tested in production.
- (11) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.
- (12) Output enable time is the number of input clock cycles it takes for the output to be enabled after REFout\_EN is pulled high. Similarly, output disable time is the number of input clock cycles it takes for the output to be disabled after REFout\_EN is pulled low. The REFout\_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.
- (13) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.


Product Folder Links: LMK00338

(14) Parameter is specified by design, not tested in production.


Submit Document Feedback

## 6.6 Typical Characteristics

Unless otherwise specified:  $V_{CC}$  = 3.3 V,  $V_{CCO}$  = 3.3 V,  $T_A$  = 25°C, CLKin driven differentially, input slew rate  $\geq$  3 V/ns.







### 7 Parameter Measurement Information

## 7.1 Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions causing confusion when reading data sheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and noninverting signal. The symbol for this first measurement is typically  $V_{ID}$  or  $V_{OD}$  depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the noninverting signal with respect to the inverting signal. The symbol for this second measurement is  $V_{SS}$  and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground; it only exists in reference to its differential pair.  $V_{SS}$  can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of  $V_{CD}$  as described above.

 $\[mathbb{R}\]$  7-1 illustrates the two different definitions side-by-side for inputs and  $\[mathbb{R}\]$  7-2 illustrates the two different definitions side-by-side for outputs. The  $V_{ID}$  (or  $V_{OD}$ ) definition show the DC levels,  $V_{IH}$  and  $V_{OL}$  (or  $V_{OH}$  and  $V_{OL}$ ), that the noninverting and inverting signals toggle between with respect to ground.  $V_{SS}$  input and output definitions show that if the inverting signal is considered the voltage potential reference, the noninverting signal voltage potential is now increasing and decreasing above and below the noninverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

 $V_{ID}$  and  $V_{OD}$  are often defined as volts (V) and  $V_{SS}$  is often defined as volts peak-to-peak ( $V_{PP}$ ).




图 7-1. Two Different Definitions for Differential Input Signals




图 7-2. Two Different Definitions for Differential Output Signals

Refer to AN-912 Common Data Transmission Parameters and their Definitions (SNLA036) for more information.




### 8 Detailed Description

#### 8.1 Overview

The LMK00338 is an 8-output PCIe Gen1/Gen2/Gen3/Gen4/Gen5 clock fanout buffer with low additive jitter that can operate up to 400 MHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 4 HCSL outputs, one LVCMOS output, and 3 independent output buffer supplies. The input selection and output buffer modes are controlled through pin strapping. The device is offered in a 40-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

#### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

### 8.3 Feature Description

#### 8.3.1 Crystal Power Dissipation vs. R<sub>I IM</sub>

For \( \bigsige 6-10 \), the following applies:

- The typical RMS jitter values in the plots show the total output RMS jitter (J<sub>OUT</sub>) for each output buffer type and the source clock RMS jitter (J<sub>SOURCE</sub>). From these values, the Additive RMS Jitter can be calculated as:
   J<sub>ADD</sub> = SQRT(J<sub>OUT</sub><sup>2</sup> J<sub>SOURCE</sub><sup>2</sup>)
- 20-MHz crystal characteristics: Abracon ABL series, AT cut,  $C_L$  = 18 pF ,  $C_0$  = 4.4 pF measured (7 pF maximum), ESR = 8.5  $\Omega$  measured (40  $\Omega$  maximum), and Drive Level = 1 mW maximum (100  $\mu$ W typical).
  - 40-MHz crystal characteristics: Abracon ABLS2 series, AT cut,  $C_L$  = 18 pF ,  $C_0$  = 5 pF measured (7 pF maximum), ESR = 5  $\Omega$  measured (40  $\Omega$  maximum), and Drive Level = 1 mW maximum (100  $\mu$ W typical).

### 8.3.2 Clock Inputs

The input clock can be selected from CLKin0/CLKin0\*, CLKin1/CLKin1\*, or OSCin. Clock input selection is controlled using the CLKin\_SEL[1:0] inputs as shown in 表 8-1. Refer to *Driving the Clock Inputs* for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit will start up and its clock will be distributed to all outputs. Refer to *Crystal Interface* for more information. Alternatively, OSCin may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

表 8-1. Input Selection

CLKin_SEL1	CLKin_SEL0	SELECTED INPUT
0	0	CLKin0, CLKin0*
0	1	CLKin1, CLKin1*
1	X	OSCin

表 8-2 shows the output logic state vs input state when either CLKin0/CLKin0\* or CLKin1/CLKin1\* is selected. When OSCin is selected, the output state becomes an inverted copy of the OSCin input state.

表 8-2. CLKin Input vs Output States

STATE of SELECTED CLKin	STATE of ENABLED OUTPUTS
CLKinX and CLKinX* inputs floating	Logic low
CLKinX and CLKinX* inputs shorted together	Logic low
CLKin logic low	Logic low
CLKin logic high	Logic high

#### 8.3.3 Clock Outputs

The HCSL output buffer for Bank A and Bank B outputs can be separately disabled to Hi-Z using the CLKoutA\_EN and CLKoutB\_EN inputs, respectively, as shown in 表 8-3. For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If an entire output bank will not be used, TI recommends to disable and Hi-Z the bank to reduce power. Refer to Termination and Use of Clock Drivers for more information on output interface and termination techniques.

#### Note

For best soldering practices, the minimum trace length for any unused output pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

表 8-3. Differential Output Buffer Type Selection

CLKoutX_EN	CLKoutX BUFFER TYPE (BANK A or B)
0	HCSL
1	Disabled (Hi-Z)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



#### 8.3.3.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the  $V_{CCO}$  voltage. REFout can be enabled or disabled using the enable input pin, REFout\_EN, as shown in  $\frac{1}{8}$  8-4.

表 8-4. Reference Output Enable

REFout_EN	REFout STATE
0	Disabled (Hi-Z)
1	Enabled

The REFout\_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout is enabled within 3 cycles (t<sub>EN</sub>) of the input clock after REFout\_EN is toggled high. REFout is disabled within 3 cycles (t<sub>DIS</sub>) of the input clock after REFout\_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a  $1-k\Omega$  load to ground, then the output will be pulled to low when disabled.

### 8.4 Device Functional Modes

### 8.4.1 V<sub>CC</sub> and V<sub>CCO</sub> Power Supplies

The LMK00338 has a 3.3-V core power supply ( $V_{CC}$ ) and 3 independent 3.3-V or 2.5-V output power supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ). Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5-V receiver devices. The output levels for HCSL are relatively constant over the specified  $V_{CCO}$  range. Refer to *Power Supply Recommendations* for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

#### Note

Take care to ensure the  $V_{\text{CCO}}$  voltages do not exceed the  $V_{\text{CC}}$  voltage to prevent turning-on the internal ESD protection circuitry.

Submit Document Feedback

## **Application and Implementation**

#### Note

以下应用部分的信息不属于 TI 组件规范, TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 9.1 Application Information

A common PCIe application, such as a server card, consists of several building blocks, which all need a reference clock. In the mostly used Common RefClk architecture, the clock is distributed from a single source to both RX and TX. This requires either a Clock generator with high output count or a buffer like the LMK00338. The buffer simplifies the clocking tree and provides a cost and space optimized solution. While using a buffer to distribute the clock, the additive jitter needs to be considered. The LMK00338 is an ultra-low additive jitter PCIe clock buffer suitable for all current and future PCIe Generations.

### 9.2 Typical Application




图 9-1. Example PCI Express Application Diagram

### 9.2.1 Design Requirements

### 9.2.1.1 Driving the Clock Inputs

The LMK00338 has two universal inputs (CLKin0/CLKin0\* and CLKin1/CLKin1\*) that can accept AC- or DC-coupled, 3.3-V and 2.5-V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in the *Electrical Characteristics* table. The device can accept a wide range of signals due to its wide input common-mode voltage range ( $V_{CM}$ ) and input voltage swing ( $V_{ID}$ ) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the  $V_{CM}$  range. Refer to *Termination and Use of Clock Drivers* for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode rejection. Refer to the *Noise Floor vs. CLKin Slew Rate* and *RMS Jitter vs. CLKin Slew Rate* plots in *Typical Characteristics*.

While TI recommends driving the CLKin/CLKin\* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the Single-Ended Input specifications for CLKin pins listed in the *Electrical Characteristics* table. For large single-ended input signals, such as 3.3-V or 2.5-V LVCMOS, a 50- $\Omega$  load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC-coupled as shown in  $\mathbb{Z}$  9-2. The output impedance of the LVCMOS driver plus Rs should be close to 50  $\Omega$  to match the characteristic impedance of the transmission line and load termination.




图 9-2. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC-coupled to CLKinX as shown in  $\[ \] 9-3$ . A  $50-\Omega$  load resistor should be placed near the CLKinX input for signal attenuation and line termination. Because half of the single-ended swing of the driver  $(V_{O,PP} / 2)$  drives CLKinX, CLKinX\* should be externally biased to the midpoint voltage of the attenuated input swing  $((V_{O,PP} / 2) \times 0.5)$ . The external bias voltage should be within the specified input common voltage  $(V_{CM})$  range. This can be achieved using external biasing resistors in the  $k\Omega$  range  $(R_{B1}$  and  $R_{B2})$  or another low-noise voltage reference. This ensures the input swing crosses the threshold voltage at a point where the input slew rate is the highest.





图 9-3. Single-Ended LVCMOS Input, DC Coupling With Common-Mode Biasing

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in [8] 9-4. The input clock should be AC-coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, TI recommends using either differential input (CLKinX) because it offers higher operating frequency, better common-mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.



Copyright © 2017, Texas Instruments Incorporated

图 9-4. Driving OSCin With a Single-Ended Input

### 9.2.1.2 Crystal Interface




图 9-5. Crystal Interface

The load capacitance ( $C_L$ ) is specific to the crystal, but usually on the order of 18 to 20 pF. While  $C_L$  is specified for the crystal, the OSCin input capacitance ( $C_{IN}$  = 1 pF typical) of the device and PCB stray capacitance ( $C_{STRAY}$  = 1 to approximately 3 pF) can affect the discrete load capacitor values,  $C_1$  and  $C_2$ .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_{L} = (C_{1} \times C_{2}) / (C_{1} + C_{2}) + C_{IN} + C_{STRAY}$$
(1)

Typically,  $C_1 = C_2$  for optimum symmetry, so 方程式 1 can be rewritten in terms of  $C_1$  only:

$$C_L = C_1^2 / (2 \times C_1) + C_{IN} + C_{STRAY}$$
 (2)

Finally, solve for C<sub>1</sub>:

$$C_1 = (C_1 - C_{IN} - C_{STRAY}) \times 2$$
 (3)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

The *Electrical Characteristics* table provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer must ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start up and maintain steady-state operation.

The power dissipated in the crystal, P<sub>XTAL</sub>, can be computed by:

$$P_{XTAL} = I_{RMS}^{2} \times R_{ESR} \times (1 + C_0/C_L)^2$$
(4)

#### where

- · I<sub>RMS</sub> is the RMS current through the crystal.
- R<sub>ESR</sub> is the maximum equivalent series resistance specified for the crystal
- C<sub>L</sub> is the load capacitance specified for the crystal
- C<sub>0</sub> is the minimum shunt capacitance specified for the crystal

I<sub>RMS</sub> can be measured using a current probe (for example, Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in  $\[ \]$  9-5, an external resistor,  $R_{LIM}$ , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with  $R_{LIM}$  shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with  $R_{LIM}$  shorted, then a zero value for  $R_{LIM}$  can be used. As a starting point, a suggested value for  $R_{LIM}$  is 1.5 k $\Omega$ .

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Termination and Use of Clock Drivers

When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
  - HCSL drivers are switched current outputs and require a DC path to ground through 50-Ω termination.
- Receivers should be presented with a signal biased to their specified DC bias level (common-mode voltage)
  for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage
  level; in this case, the signal should normally be AC-coupled.

### 9.2.2.2 Termination for DC-Coupled Differential Operation

For DC-coupled operation of an HCSL driver, terminate with 50  $\Omega$  to ground near the driver output as shown in  $\square$  9-6. Series resistors, Rs, may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50- $\Omega$  termination resistors.




图 9-6. HCSL Operation, DC Coupling

#### 9.2.2.3 Termination for AC-Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common-mode voltage) when driving different receiver standards. Because AC coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

#### 9.2.3 Application Curve




图 9-7. HCSL Phase Noise at 100 MHz



## 9 Power Supply Recommendations

## 9.1 Current Consumption and Power Dissipation Calculations

The current consumption values specified in the *Electrical Characteristics* table can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total  $V_{CC}$  core supply current ( $I_{CC}$  TOTAL) can be calculated using 方程式 5:

#### where

- I<sub>CC CORE</sub> is the current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I<sub>CC BANK A</sub> is the current for Bank A.
- I<sub>CC BANK B</sub> is the current for Bank B.
- I<sub>CC CMOS</sub> is the current for the LVCMOS output (or 0 mA if REFout is disabled).

Because the output supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ) can be powered from 3 independent voltages, the respective output supply currents ( $I_{CCO\_BANK\_A}$ ,  $I_{CCO\_BANK\_B}$ , and  $I_{CCO\_CMOS}$ ) should be calculated separately.  $I_{CCO\_BANK}$  for either Bank A or B can be directly taken from the corresponding output supply current spec ( $I_{CCO\_HCSL}$ ) provided the output loading matches the specified conditions. Otherwise,  $I_{CCO\_BANK}$  should be calculated as follows:

$$I_{CCO BANK} = I_{BANK BIAS} + (N \times I_{OUT LOAD})$$
 (6)

#### where

- I<sub>BANK BIAS</sub> is the output bank bias current (fixed value).
- I<sub>OUT</sub> LOAD is the DC load current per loaded output pair.
- N is the number of loaded output pairs per bank (N = 0 to 4).

表 9-1 shows the typical  $\mathsf{I}_{\mathsf{BANK}}$   $\mathsf{BIAS}$  values and  $\mathsf{I}_{\mathsf{OUT}}$   $\mathsf{LOAD}$  expressions for HCSL.

#### 表 9-1. Typical Output Bank Bias and Load Currents

CURRENT PARAMETER	HCSL
I <sub>BANK_BIAS</sub>	4.8 mA
lout_load	V <sub>OH</sub> /R <sub>T</sub>

Once the current consumption is calculated for each supply, the total power dissipation (P<sub>TOTAL</sub>) can be calculated as:

$$P_{\text{TOTAL}} = (V_{\text{CC}} \times I_{\text{CC}} \text{ TOTAL}) + (V_{\text{CCOA}} \times I_{\text{CCO}} \text{ BANK A}) + (V_{\text{CCOB}} \times I_{\text{CCO}} \text{ BANK B}) + (V_{\text{CCOC}} \times I_{\text{CCO}} \text{ CMOS})$$
(7)

If the device configuration is configured with HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors (P<sub>RT\_HCSL</sub>). The external power dissipation values can be calculated as follows:

$$P_{RT \ HCSL}$$
 (per HCSL pair) =  $V_{OH}^2 / R_T$  (8)

Finally, the IC power dissipation ( $P_{DEVICE}$ ) can be computed by subtracting the external power dissipation values from  $P_{TOTAL}$  as follows:

$$P_{DEVICE} = P_{TOTAL} - N \times P_{RT \ HCSL}$$
 (9)

#### where

• N<sub>2</sub> is the number of HCSL output pairs with termination resistors to GND.

#### 9.1.1 Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate worst-case power dissipation. In this case, the maximum supply voltage and supply current values specified in # 6.5 are used.

- $V_{CC} = V_{CCO} = 3.465 \text{ V. Maximum } I_{CC} \text{ and } I_{CCO} \text{ values.}$
- CLKin0/CLKin0\* input is selected.
- Banks A and B are enabled: all outputs terminated with 50  $\Omega$  to GND.
- REFout is enabled with 5-pF load.
- T<sub>A</sub> = 85°C

Using the power calculations from the previous section and maximum supply current specifications, we can compute  $P_{\mathsf{TOTAL}}$  and  $P_{\mathsf{DEVICE}}$ .

- From 方程式 5: I<sub>CC TOTAL</sub> = 10.5 mA + 38.5 mA + 38.5 mA + 5.5 mA = 93 mA
- From I<sub>CCO\_HCSL</sub> maximum spec: I<sub>CCO\_BANK\_A</sub> = I<sub>CCO\_BANK\_B</sub> = 84 mA
- From 方程式 7: P<sub>TOTAL</sub> = 3.465 V × (93 mA + 84 mA + 84 mA + 10 mA) = 939 mW
- From 方程式 8:  $P_{RT\ HCSL}$  = (0.92 V) 2 / 50  $\Omega$  = 16.9 mW (per output pair)
- From 方程式 9: P<sub>DEVICE</sub> = 939 mW (8 × 16.9 mW) = 803.8 mW

In this worst-case example, the IC device will dissipate about 803.8 mW or 85.6 of the total power (939 mW), while the remaining 14.4% will be dissipated in the termination resistors (135.2 mW for 8 pairs). Based on  $\theta_{JA}$  of 31.4°C/W, the estimated die junction temperature would be about 25.2°C above ambient, or 110.2°C when  $T_A = 85$ °C.

### 9.2 Power Supply Bypassing

The  $V_{CC}$  and  $V_{CCO}$  power supplies should have a high-frequency bypass capacitor, such as 0.1  $\mu$ F or 0.01  $\mu$ F, placed very close to each supply pin. 1- $\mu$ F to 10- $\mu$ F decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

#### 9.2.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so on. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00338, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00338, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the  $V_{CCO}$  supply. The PSRR test setup is shown in  $\[ \]$  9-1.






图 9-1. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the  $V_{CCO}$  supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the  $V_{CCO}$  pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on V<sub>CCO</sub> = 2.5 V
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

DJ (ps pk-pk) = 
$$[(2*10^{(PSRR/20)}) / (\pi \times f_{CLK})] \times 10^{12}$$
 (10)

The *PSRR vs. Ripple Frequency* plots in *Typical Characteristics* show the ripple-induced phase spur levels at 156.25 MHz and 312.5 MHz. The LMK00338 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range. The phase spur levels for HCSL are below -72 dBc at 156.25 MHz and below -63 dBc at 312.5 MHz. Using 方程式 10, these phase spur levels translate to Deterministic Jitter values of 1.02 ps pk-pk at 156.25 MHz and 1.44 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for  $V_{CCO} = 3.3 \text{ V}$  under the same ripple amplitude and frequency conditions.

### 10 Layout

## 10.1 Layout Guidelines

- For DC-coupled operation of an HCSL driver, terminate with 50  $\Omega$  to ground near the driver output as shown in  $\underline{\aleph}$  10-1.
- Keep the connections between the bypass capacitors and the power supply on the device as short as possible
- · Ground the other side of the capacitor using a low impedance connection to the ground plane
- If the capacitors are mounted on the back side, 0402 components can be employed; however, soldering to the Thermal Dissipation Pad can be difficult
- For component side mounting, use 0201 body size capacitors to facilitate signal routing

## 10.2 Layout Example




图 10-1. LMK00338 Layout Example

### 10.3 Thermal Management

Power dissipation in the LMK00338 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125°C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power dissipation times  $R_{\theta,JA}$  should not exceed 125°C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed-circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in 🖺 10-2. More information on soldering WQFN packages can be obtained at: https://www.ti.com/packaging.




图 10-2. Recommended Land and Via Pattern

To minimize junction temperature, TI recommends building a simple heat sink into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in 🖺 10-2 should connect these top and bottom copper layers and to the ground layer. These vias act as *heat pipes* to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.

Submit Document Feedback



## 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documents, see the following:

- Absolute Maximum Ratings for Soldering (SNOA549).
- AN-912 Common Data Transmission Parameters and their Definitions (SNLA036)
- · How to Optimize Clock Distribution in PCIe Applications on the Texas Instruments E2E community forum.
- LMK00338EVM User's Guide (SNAU155).

#### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

### Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 27-Jul-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMK00338RTAR	ACTIVE	WQFN	RTA	40	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K00338	Samples
LMK00338RTAT	ACTIVE	WQFN	RTA	40	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K00338	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet J\$709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 27-Jul-2021

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00338RTAR	WQFN	RTA	40	1000	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
LMK00338RTAT	WQFN	RTA	40	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1

www.ti.com 9-Aug-2022




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00338RTAR	WQFN	RTA	40	1000	356.0	356.0	35.0
LMK00338RTAT	WQFN	RTA	40	250	208.0	191.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司