TPD2S701-Q1 汽车类 USB 双通道数据线路 V_{BUS} 短路保护和 IEC ESD 保护

1 特性

- 符合 AEC-Q100 标准
  - –40°C 至 125°C 的工作温度范围
- VD+ 和 VD– 上的 VBUS 短路保护
- ESD 性能 VD+，VD–
  - ±8kV 接触放电（IEC 61000-4-2 和 ISO 10605 330pF，330Ω）
  - ±15kV 气隙放电（IEC 61000-4-2 和 ISO 10605 330pF，330Ω）
- 高速数据开关（1GHz 带宽）
- 只需要 5V 电源
- 可调节 OVP 阈值
- 快速过压响应时间（典型值 200ns）
- 热关断特性
- 集成输入使能和故障输出信号
- 保证数据完整性的直通路由
  - 10 引脚 VSSOP 封装 (3mm × 3mm)
  - 10 引脚 QFN 封装 (2.5mm × 2.5mm)

2 应用

- 终端设备
  - 音响主机
  - 后座娱乐系统
  - 远程信息处理
  - USB 集线器
  - 导航模块
  - 媒体接口
- 接口
  - USB 2.0
  - USB 3.0

3 说明

TPD2S701-Q1 是一款用于汽车高速接口（如 USB 2.0）的双通道线路 V_{BUS} 短路和 IEC61000-4-2 ESD 保护器件。TPD2S701-Q1 包含两个数据线路 nFET 开关。这些开关通过提供业界一流的带宽，实现最小的信号衰减，同时可保护内部系统电路（在 VD+ 和 VD– 引脚上），使其免受过压情况的损坏，从而确保安全的数据通信。在这些引脚上，此器件可实现直流电高达 7V 的过压保护。这为 USB V_{BUS} 轨的数据线路短路提供了充分保护。该过压保护电路提供业界最可靠的 V_{BUS} 短路隔离，能在 200ns 内关闭数据开关，并保护上游电路免受有害电压和电流尖峰影响。

此外，TPD2S701-Q1 只需要 5V 的单一电源，这优化了电源树的大小和成本。该器件允许通过电阻分压器网络调整 OVP 阈值和钳位电路，为优化系统保护提供了一种简单且经济高效的方法（适用于任何收发器）。TPD2S701-Q1 还包括一个 $\overline{FLT}$ 引脚，该引脚会在器件出现过压状况时发出指示，并在过压状况消除后自动复位。

TPD2S701-Q1 还在 VD+ 和 VD– 引脚上集成了系统级别的 IEC 61000-4-2 和 ISO 10605 ESD 钳位，因此在应用中无需再配置高压、低电容的外部 TVS 钳位电路。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
TPD2S701-Q1	VSSOP (10)	3.00mm × 3.00mm
	QFN (10)	2.50mm x 2.50mm

(1) 要了解所有可用封装，请参见产品说明书末尾的可订购产品附录。

功能框图



目录

4 修订历史

Changes from Original (April 2017) to Revision A — **Page**

- Updated 图 19 14

5 Pin Configuration and Functions

DGS Package
10-Pin SSOP
Top View



DSK Package
10-Pin QFN
Top View



Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	VD–	I/O	High voltage D– USB data line, connect to USB connector D+, D– IEC61000-4-2 ESD protection
2	VD+	I/O	High voltage D+ USB data line, connect to USB connector D+, D– IEC61000-4-2 ESD protection
3	GND	Ground	Ground pin for internal circuits and IEC ESD clamps
4	$\overline{\text{FLT}}$	O	Open-drain fault pin. See 表 1
5	$\overline{\text{EN}}$	I	Enable active-low input. Drive $\overline{\text{EN}}$ low to enable the switches. Drive $\overline{\text{EN}}$ high to disable the switches. See 表 1 for mode selection
6	MODE	I	Selects between device modes. See the *Detailed Description* section. Acts as LDO reference voltage for mode 1
7	VPWR	I	5-V DC supply input for internal circuits. Connect to internal power rail on PCB
8	VREF	I/O	Pin to set OVP threshold. See the *Detailed Description* section for instructions on how to set OVP threshold
9	D+	I/O	I/O protected low voltage D+ USB data line, connects to transceiver
10	D–	I/O	Protected low voltage D– USB data line, connects to transceiver

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V_{PWR}	5-V DC supply voltage for internal circuitry	–0.3	7.7	V
V_{REF}	Pin to set OVP threshold	–0.3	6	V
VD+, VD–	Voltage range from connector-side USB data lines	–0.3	7.7	V
D+, D–	Voltage range for internal USB data lines	–0.3	V_{REF} + 0.3	V
V_{MODE}	Voltage on MODE pin	–0.3	7.7	V
$V_{\overline{FLT}}$	Voltage on $\overline{FLT}$ pin	–0.3	7.7	V
$V_{\overline{EN}}$	Voltage on enable pin	–0.3	7.7	V
T_A	Operating free air temperature (3)	–40	125	°C
T_{STG}	Storage temperature	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
(3) Thermal limits and power dissipation limits must be observed.

6.2 ESD Ratings—AEC Specification

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 (1)	All pins	±2000	V
		Charged-device model (CDM), per AEC Q100-011	All pins besides corners	±500	
			Corner pins	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings—IEC Specification

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2 contact discharge	VD+, VD– pins (1)	±8000	V
		IEC 61000-4-2 air-gap discharge	VD+, VD– pins (1)	±15000	

(1) See 图 19 for details on system level ESD testing setup.

6.4 ESD Ratings—ISO Specification

				VALUE	UNIT
V_{ESD} (1)	Electrostatic discharge	ISO 10605 (330 pF, 330 Ω) contact discharge (10 strikes)	VD+, VD– pins	±8000	V
		ISO 10605 (330 pF, 330 Ω) air-gap discharge (10 strikes)	VD+, VD– pins	±15000	
		ISO 10605 (150 pF, 330 Ω) contact discharge (10 strikes)	VD+, VD– pins	±8000	
		ISO 10605 (150 pF, 330 Ω) air-gap discharge (10 strikes)	VD+, VD– pins	±15000	
		ISO 10605 (330 pF, 2 kΩ) contact discharge (10 stikes) (2)	VD+, VD– pins	±8000	
		ISO 10605 (330 pF, 2 kΩ) air-gap discharge (10 strikes)	VD+, VD– pins	±15000	
		ISO 10605 (150 pF, 2 kΩ) air-gap discharge (10 discharges)	VD+, VD– pins	±25000	

(1) See 图 19 for details on system level ESD testing setup.
(2) VREF > 3 V.

6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V_{PWR}	5-V DC supply voltage for internal circuitry		4.5		7	V
V_{REF}	Mode 0. Voltage range for V_{REF} pin (for setting OVP threshold)		3		3.6	V
V_{REF}	Mode 1. Voltage range for V_{REF} pin (for setting OVP threshold)		0.63		3.8	V
VD+, VD–	Voltage range from connector-side USB data lines		0		3.6	V
D+, D–	Voltage range for internal USB data lines		0		3.6	V
$V_{\overline{EN}}$	Voltage range for enable		0		7	V
$V_{\overline{FLT}}$	Voltage range for $\overline{FLT}$		0		7	V
$I_{\overline{FLT}}$	Current into open drain $\overline{FLT}$ pin FET		0		3	mA
C_{VPWR}	V_{PWR} capacitance(1)	External Capacitor on V_{PWR} pin	1	10		µF
C_{VREF}	V_{REF} capacitance	External Capacitor on V_{REF} pin	0.3	1	3	µF
C_{MODE}	Allowed parasitic capacitance on mode pin from PCB and mode 1 external resistors				20	pF
R_{MODE_0}	Resistance to GND to set to mode 0			2	2.6	kΩ
R_{MODE_1}	Resistance to GND to set to mode 1 (calculate parallel combination of R_{TOP} and R_{BOT})		14	20		kΩ

(1) For recommended values for capacitors and resistors, the typical values assume a component placed on the board near the pin. Minimum and maximum values listed are inclusive of manufacturing tolerances, voltage derating, board capacitance, and temperature variation. The effective value presented should be within the minimum and maximums listed in the table.

6.6 Thermal Information

THERMAL METRIC(1)		TPD2S701-Q1		UNIT
		DGS (VSSOP)	DSK (WSON)	
		10 PINS	10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	167.3	61.5	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	56.9	51.3	°C/W
θ_{JB}	Junction-to-board thermal resistance	87.6	34	°C/W
ψ_{JT}	Junction-to-top characterization parameter	7.7	1.3	°C/W
ψ_{JB}	Junction-to-board characterization parameter	86.2	34.3	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	7.7	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
MODE 1 ADJUSTABLE V_{REF}							
V_{MODE_CMP}	Mode 1 V_{REF} feedback regulator voltage	V_{MODE}	Standard mode 1 set-up. $\overline{EN}$ = 0 V. Once V_{REF} = 3.3 V, measure voltage on mode pin	0.47	0.5	0.53	V
I_{MODE_LEAK}	Mode pin mode 1 leakage current	I_{MODE}	Standard mode 1. Remove RTOP and RBOT. Power up device and wait until start-up time has passed. Then force 0.53 V on the MODE pin and measure current into pin		50	200	nA
$V_{REF\_ACCURACY}$	V_{REF} accuracy	V_{REF}	Informative, test parameters below; accuracy with R_{TOP} and R_{BOT} as ±1% resistors	–8%		8%	
$V_{REF\_3.3V}$	Mode 1 VREF set to 3.3 V	V_{REF}	Standard mode 1 set-up. R_{TOP} = 140 kΩ ± 1%, R_{BOT} = 24.9 kΩ ± 1%. $\overline{EN}$ = 0. Measure value of V_{REF} once it settles	3.04	3.31	3.58	V
$V_{REF\_0.66V}$	Mode 1 V_{REF} set to 0.66 V	V_{REF}	Standard mode 1 set-up. R_{TOP} = 47.5 kΩ ± 1%, R_{BOT} = 150 kΩ ± 1%.$\overline{EN}$ = 0. Measure value of V_{REF} once it settles	0.6	0.66	0.72	V
$V_{REF\_3.8V}$	Mode 1 V_{REF} set to 3.8 V	V_{REF}	Standard mode 1 set-up. R_{TOP} = 165 kΩ ± 1%, R_{BOT} = 24.9 kΩ ± 1%. $\overline{EN}$ = 0. Measure value of V_{REF} once it settles	3.5	3.81	4.12	V
$\overline{EN}$, $\overline{FLT}$ PINS							
V_{IH}	High-level input voltage	$\overline{EN}$	Mode 0. Connect VPWR = 5 V; V_{REF} = 3.3 V; VD+ = 3.3 V; Set VIH($\overline{EN}$) = 0 V; Sweep VIH from 0 V to 1.4 V; Measure when D+ drops low (less than or equal to 5% of 3.3 V) from 3.3 V	1.2			V
	Low-level input voltage		Mode 0. Connect VPWR = 5 V; V_{REF} = 3.3 V; VD+ = 3.3 V. Set VIH($\overline{EN}$) = 3.3 V; Sweep VIH from 3.3 V to 0.5 V; Measure when D+ rise to 95% of 3.3 V from 0 V			0.8	
I_{IL}	Input leakage current	$\overline{EN}$	Mode 0. VPWR = 5 V; V_{REF} = 3.3 V; VI (EN) = 3.3 V ; Measure current into EN pin			1	µA
V_{OL}	Low-level output voltage	$\overline{FLT}$	Mode 0. Drive the TPS2S701-Q1 in OVP to assert $\overline{FLT}$ pin. Source I_{OL} = 1 mA into $\overline{FLT}$ pin and measure voltage on $\overline{FLT}$ pin when asserted			0.4	V
T_{SD_RISING}	The rising over temperature protection shutdown threshold		VPWR = 5 V, ENZ = 0 V, T_A stepped up until FLTZ is asserted	140	150	165	℃
$T_{SD\_FALLING}$	The falling over temperature protection shutdown threshold		VPWR = 5 V, ENZ = 0 V, T_A stepped down from T_{SD_RISING} until FLTZ is cleared	125	138	150	℃
T_{SD_HYST}	The over temperature protection shutdown threshold hysteresis		T_{SD_RISING} – $T_{SD\_FALLING}$	10	12	15	℃
OVP CIRCUIT—VD±							
V_{OVP_RISING}	Input overvoltage protection threshold, V_{REF} > 3.6 V	VD±	Mode 1. Set V_{PWR} = 5 V; $\overline{EN}$ = 0 V; R_{TOP} = 165 kΩ, R_{BOT} = 24.9 kΩ. Connect D± to 40-Ω load. Increase VD+ or VD– from 4.1 V to 4.9 V. Measure the value at which FLTZ is asserted	4.3	4.5	4.7	V
V_{OVP_RISING}	Input overvoltage protection threshold	VD±	Mode 1. Set V_{PWR} = 5 V; $\overline{EN}$ = 0 V; R_{TOP} = 140 kΩ, R_{BOT} = 24.9 kΩ. Increase VD+ or VD– from 3.6 V to 4.6 V. Measure the value at which FLTZ is asserted. Repeat for R_{TOP} = 39 kΩ, R_{BOT} = 150 kΩ. Increase VD+ or VD– from 0.6 V to 0.9 V. Measure the value at which FLTZ is asserted. See the resultant values meet the equation, and make sure to observe data switches turnoff. Also check for mode 0 when V_{REF} = 3.3 V	1.19 × V_{REF}	1.25 × V_{REF}	1.31 × V_{REF}	V
V_{HYS_OVP}	Hysteresis on OVP	VD±	Difference between rising and falling OVP thresholds on VD±		25		mV
$V_{OVP\_FALLING}$	Input overvoltage protection threshold	VD±	After collecting each rising OVP threshold, lower the VD± voltage until you see $\overline{FLT}$ deassert. This gives the falling OVP threshold. Use this value to calculate V_{HYS_OVP}		VOVP_RISING – VHYS_OVP		V
$I_{VD\_LEAK\_0\ V}$	Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 0 V. D± = floating. Measure current flowing into VD±	–0.1		0.1	µA

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VD\_LEAK\_3.6V}$	Leakage current on VD± during normal operation	VD±	Standard mode 0 or mode 1. Set VD± = 3.6 V. D± = floating. Measure current flowing into VD±		2.5	4	µA
$V_{OVP\_3.3V}$	Input overvoltage threshold for VREF = 3.3 V	VD±	Standard mode 1. R_{TOP} = 140 kΩ ± 1%, R_{BOT} = 24.9 kΩ ± 1%. Connect D± to 40-Ω load. Measure the value at which FLTZ is asserted	3.61	4.14	4.67	V
$V_{OVP\_0.66V}$	Input overvoltage threshold for VREF = 0.66 V	VD±	Standard mode 1. R_{TOP} = 47.5 kΩ ± 1%, R_{BOT} = 150 kΩ ± 1%. Connect D± to 40-Ω load. Measure the value at which FLTZ is asserted	0.72	0.83	0.94	V
DATA LINE SWITCHES – VD+ to D+ or VD– to D–							
R_{ON}	On resistance		Mode 0 or 1. Set V_{PWR} = 5 V; V_{REF} = 3.3 V; $\overline{EN}$ = 0 V; Measure resistance between D+ and VD+ or D– and VD–, voltage between 0 and 0.4 V		4	6.5	Ω
$R_{ON(Flat)}$	On resistance flatness		Mode 0 or 1. Set V_{PWR} = 5 V; V_{REF} = 3.3 V; $\overline{EN}$ = 0 V; Measure resistance between D+ and VD+ or D– and VD–, sweep voltage between 0 and 0.4 V. Take difference of resistance at 0.4-V and 0-V VD± bias			1	Ω
BW_{ON}	On bandwidth (–3-dB)		Mode 0 or 1. Set V_{PWR} = 5 V; V_{REF} = 3.3 V; $\overline{EN}$ = 0 V; Measure S21 bandwidth from D+ to VD+ or D– to VD– with voltage swing = 400 mVpp, Vcm = 0.2 V		960		MHz

6.8 Power Supply and Supply Current Consumption Chracteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{UVLO\_RISING\_VPWR}$	V_{PWR} rising UVLO threshold	Use standard mode 0 set-up. Set $\overline{EN}$ = 0 V, load D+ to 45 Ω, VD+ = 3.3 V. Set V_{PWR} = 3.5 V, and step up V_{PWR} until 90% of VD+ appears on D+	3.7	3.95	4.2	V
$V_{UVLO\_HYST\_VPWR}$	VPWR UVLO hysteresis	Use standard mode 0 set up. Set $\overline{EN}$ = 0 V, load D+ to 45 Ω, VD+ = 3.3 V. Set V_{PWR} = 4.3 V, and step down V_{PWR} until D+ falls to 10% of VD+. This gives $V_{UVLO\_FALLING\_VPWR}$. $V_{UVLO\_RISING\_VPWR}$ – $V_{UVLO\_FALLING\_VPWR}$ = $V_{UVLO\_HYST\_VPWR}$ for this unit	250	300	400	mV
$V_{UVLO\_RISING\_VREF}$	VREF rising UVLO threshold in mode 0	Use standard mode 0 set up. Set $\overline{EN}$ = 0V, load D+ to 45 Ω, VD+ = 3.3 V. Set VREF = 2.5 V, and step up VREF until 90% of VD+ appears on D+	2.6	2.7	2.9	V
$V_{UVLO\_HYST\_VREF}$	VREF UVLO hysteresis	Use standard mode 0 set up. Set $\overline{EN}$ = 0 V, load D+ to 45 Ω, VD+ = 3.3 V. Set VREF = 3 V, and step down VREF until D+ falls to 10% of VD+. This gives $V_{UVLO\_FALLING\_VREF}$. $V_{UVLO\_RISING\_VREF}$ –$V_{UVLO\_FALLING\_VREF}$ = $V_{UVLO\_HYST\_VREF}$ for this unit	75	125	200	mV
$I_{VPWR\_DISABLED\_MODE0}$	V_{PWR} disabled current consumption	Use standard mode 0. $\overline{EN}$ = 5 V . Measure current into V_{PWR}			110	µA
$I_{VPWR\_DISABLED\_MODE1}$	V_{PWR} disabled current consumption	Use standard mode 1. $\overline{EN}$ = 5 V. Measure current into V_{PWR}			110	µA
$I_{VREF\_DISABLED}$	VREF disabled current consumption mode 0	Use standard mode 0. $\overline{EN}$ = 5 V. Measure current into VREF			10	µA
I_{VPWR_MODE0}	V_{PWR} pperating current consumption	Use standard mode 0. $\overline{EN}$ = 0 V. Measure current into V_{PWR}			250	µA
I_{VPWR_MODE1}	V_{PWR} operating current consumption	Use standard mode 1. $\overline{EN}$ = 0 V. Measure current into V_{PWR}			350	µA
I_{VREF}	VREF operating current consumption mode 0	Use standard mode 0. $\overline{EN}$ = 0 V. Measure current into V_{REF}		12	20	µA
I_{CHG_VREF}	VREF fast charge current	Standard mode 1. 0.1 µF < C_{VREF} < 3 µF. Set-up for charging to 3.3 V. Use a high voltage capacitor that does not derate capacitance up the 3.3 V. Measure slope to calculate the current when C_{VREF} cap is being charged. Test to check this OPEN LOOP method		22		mA

Power Supply and Supply Current Consumption Chracteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{D\_OFF\_LEAK\_STB}$		Mode 0. Measured flowing into D+ or D– supply, V_{PWR} = 0 V, VD+ or VD– = 18 V, $\overline{EN}$ = 0 V, V_{REF} = 0 V, D± = 0 V	–1		1	µA
$I_{D\_ON\_LEAK\_STB}$		Mode 0. Measured flowing into D+ or D– supply, V_{PWR} = 5 V, VD+ or VD– = 18 V, $\overline{EN}$ = 0 V, V_{REF} = 3.3 V, D± = 0 V	–1		1	µA
$I_{VD\_OFF\_LEAK\_STB}$		Mode 0. Measured flowing out of VD+ or VD– supply, V_{PWR} = 0 V, VD+ or VD– = 18 V, $\overline{EN}$ = 0 V, V_{REF} = 0 V, D± = 0 V			120	µA
$I_{VD\_ON\_LEAK\_STB}$		Mode 0. Measured flowing out of VD+ or VD– supply, V_{PWR} = 5 V, VD+ or VD– = 18 V, $\overline{EN}$ = 0 V, V_{REF} = 3.3 V, D± = 0 V			120	µA
$I_{VPWR\_TO\_VREF\_LEAK}$	Leakage from VPWR to VREF	Use standard mode 0. Set VREF = 0 V. Measured current flowing out of VREF pin			1	µA
$I_{VREF\_TO\_VPWR\_LEAK}$	Leakage from VREF to VPWR	Use standard mode 0. Set VPWR = 0 V. Measured as current flowing out of VPWR pin			1	µA

6.9 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
ENABLE PIN AND VREF FAST CHARGE						
T_{VREF_CHG}	VREF fast charge time	Time between when 5 V is applied to V_{PWR}, and V_{REF} reaches $V_{VREF\_FAST\_CHG}$. Needs to happen before or at same time $t_{ON\_STARTUP}$ completes		0.5	1	ms
$T_{ON\_STARTUP\_MODE0}$	Device turnon time from UVLO mode 0	Mode 0. $\overline{EN}$ = 0 V, measured from V_{PWR} and V_{REF} = $UVLO^+$ to data FET ON, V_{PWR} comes to $UVLO^+$ second. Place 3.3 V on VD±. Ramp VREF to 3.3 V, then VPWR to 5 V and measure the time it takes for D± to reach 90% of VD±		0.5	1	ms
$T_{ON\_STARTUP\_MODE1}$	Device turnon time from UVLO mode 1	Informative. mode 1. $\overline{EN}$ = 0 V, measured from V_{PWR} = $UVLO^+$ to data FET ON		0.5 + T_{CHG_CVREF}		ms
$T_{ON\_STARTUP\_MODE1\_3.3V}$	Device turnon time from UVLO mode 1	Mode 1. $\overline{EN}$ = 0 V, measured from V_{PWR} = $UVLO^+$ to data FET ON, C_{VREF} = 1 µF, V_{REF_FINAL} = 3.3 V. Measure the time it takes for D± to reach 90% of VD±		0.6	1	ms
$T_{ON\_EN\_MODE0}$	Device turnon time mode 0	Mode 0. V_{PWR} = 5 V, V_{REF} = 3.3 V, time from $\overline{EN}$ is asserted until data FET is ON. Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±		150		µs
$T_{ON\_EN\_MODE1}$	Device turnon time mode 1	Mode 1. V_{PWR} = 5 V, $V_{REF\_INITIAL}$ = 0 V, time from $\overline{EN}$ is asserted until data FET is ON. Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±		150 + T_{CHG_VREF}		µs
$T_{ON\_EN\_MODE1\_3.3V}$	Device turnon time mode 1 for VREF = 3.3 V	Mode 1. V_{PWR} = 5 V, $V_{REF\_INITIAL}$ = 0 V, time from $\overline{EN}$ is asserted until data FET is ON. Place 3.3 V on VD±, measure the time it takes for D± to reach 90% of VD±. C_{VREF} = 1 µF, VREF_FINAL = 3.3 V		300		µs
T_{OFF_EN}	Device turnoff time	Mode 0 or 1. V_{PWR} = 5 V, V_{REF} = 3.3 V, time from $\overline{EN}$ is deasserted until data FET is off. Place 3.3 V on VD±, measure the time it takes for D± to fall to 10% of VD±, $R_{D±}$ = 45 Ω		5		µs
T_{CHG_CVREF}	Time to charge C_{VREF}	Informative. Mode 1. Time from V_{REF} = 0 V to 80% × V_{REF_FINAL} after $\overline{EN}$ transitions from high to low		(C_{VREF} × 0.8 (V_{REF_FINAL})/(I_{CHG_VREF})		s
$T_{CHG\_CVREF\_3.3V}$	Time to charge C_{VREF} to 3.3 V	Mode 1. Time from V_{REF} = 0 V to 90% × 3.3 V after $\overline{EN}$ transitions from high to low, C_{VREF} = 1 µF		132		µs

Timing Requirements (continued)

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$T_{CHG\_CVREF\_0.66V}$	Time to charge C_{VREF} to 0.66 V	Mode 1. Time from V_{REF} = 0 V to 90% × 0.63 V after $\overline{EN}$ transitions from high to low, C_{VREF} = 1 µF. R_{TOP} = 47.5 kΩ ± 1%, R_{BOT} = 150 kΩ ± 1%		26		µs
OVERVOLTAGE PROTECTION						
$t_{OVP\_response\_VBUS}$	OVP response time to VBUS	Mode 0 or 1. Measured from OVP condition to FET turn off . Short VD± to 5 V and measure the time it takes D± voltage to reach 0.1 × $V_{D±\_CLAMP\_MAX}$ from the time the 5-V hot-plug is applied. $R_{LOAD\_D±}$ = 45 Ω.(1) (2)		2		µs
$t_{OVP\_response}$	OVP response time	Mode 0 or 1. Measured from OVP condition to FET turn off . Short VD± to 18 V and measure the time it takes D± voltage to reach 0.1 × $V_{D±\_CLAMP\_MAX}$ from the time the 18-V hot-plug is applied. $R_{LOAD\_D±}$ = 45 Ω(1) (2)		0.1	1	µs
$t_{OVP\_Recov\_FLT}$	Recovery time $\overline{FLT}$ pin	Measured from OVP clear to $\overline{FLT}$ deassertion(1)		32		ms
$t_{OVP\_Recov\_FET}$	Recovery time for data FET to turn back on	Measured from OVP clear until FET turns back on. Drop VD+ from 16 V to 3.3 V with V_{REF} = 3.3 V, measure time it takes for D+ to reach 90% of 3.3 V		32		ms
t_{OVP_ASSERT}	$\overline{FLT}$ assertion time	Measured from OVP on VD+ or VD– to $\overline{FLT}$ assertion	12.6	18	23.4	ms

(1) Shown in 图 1.
(2) Specified by design, not production tested.



(1) OVP Operation – VD+, VD–

图 1. TPD2S701-Q1 Timing Diagram

6.10 Typical Characteristics



图 2. 8-kV IEC 61400-4-2 Contact Waveform



图 3. –8-kV IEC 61400-4-2 Contact Waveform



图 4. 8-kV ISO 10605 (330-pF, 330-Ω) Contact Waveform



图 5. –8-kV ISO 10605 (330-pF, 330-Ω) Contact Waveform



图 6. Data Line I-V Curve



图 7. Data Switch Turnon Time

Typical Characteristics (接下页)



图 8. V_{PWR} Operating Current vs Bias Voltage



图 9. V_{PWR} Operating Current vs Temperature (V_{PWR} = 5 V)



图 10. VD± Leakage Current at 7 V Across Temperature (Enabled)



图 11. Data Switch R_{ON} vs Bias Voltage



图 12. Data Switch Short-to-5 V Response Waveform



图 13. $\overline{FLT}$ Assertion Time During OVP

Typical Characteristics (接下页)



图 14. $\overline{\text{FLT}}$ Recover Time After OVP Clear



图 15. Data Switch Differential Bandwidth



图 16. Data Switch Single-Ended Bandwidth



图 17. USB2.0 Eye Diagram (No TPD2S701-Q1)

Typical Characteristics (接下页)



图 18. USB2.0 Eye Diagram (With TPD2S701-Q1)

7 Parameter Measurement Information



图 19. ESD Setup

8 Detailed Description

8.1 Overview

The TPD2S701-Q1 is a 2-Channel Data Line Short-to-V_{BUS} and IEC61000-4-2 ESD protection device for automotive high-speed interfaces like USB2.0. The TPD2S701-Q1 contains two data line nFET switches which ensure safe data communication while protecting the internal system circuits from any overvoltage conditions at the VD+ and VD– pins. On these pins, this device can handle overvoltage protection up to 7-V DC. This provides sufficient protection for shorting the data lines to the USB V_{BUS} rail.

Additionally, the TPD2S701-Q1 has a $\overline{FLT}$ pin which provides an indication when the device sees an overvoltage condition and automatically resets when the overvoltage condition is removed. The TPD2S701-Q1 also integrates IEC ESD clamps on the VD+ and VD– pins, thus eliminating the need for external TVS clamp circuits in the application.

The TPD2S701-Q1 has an internal oscillator and charge pump that controls the turnon of the internal nFET switches. The internal oscillator controls the timers that enable the charge pump and resets the open-drain $\overline{FLT}$ output. If VD+ and VD– are less than V_{OVP}, the internal charge pump is enabled. After an internal delay, the charge-pump starts-up, turning on the internal nFET switches. At any time, if VD+ or VD– rises above V_{OVP}, TPD2S701-Q1 asserts $\overline{FLT}$ pin LOW and the nFET switches are turned off.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 OVP Operation

When the VD+, or VD– voltages rise above V_{OVP}, the internal nFET switches are turned off, protecting the transceiver from overvoltage conditions. The response is very rapid, with the FET switches turning off in less than 1 µs. Before the OVP condition, the $\overline{FLT}$ pin is High-Z, and is pulled HIGH via an external resistor to indicate there is no fault. Once the OVP condition occurs, the $\overline{FLT}$ pin is asserted LOW. When the VD+, or VD– voltages returns below VOVP – VHYS-OVP, the nFET switches are turned on again. When the OVP condition is cleared and the nFETs are completely turned on, the $\overline{FLT}$ is reset to high-Z.

8.3.2 OVP Threshold



图 20. OVP Threshold

The OVP Threshold V_{OVP} is set by V_{REF} according to 公式 1, 公式 2 and 公式 3.

$$V_{OVP} = 1.25 \times V_{REF} \quad (1)$$

$$V_{REF} \leq 3.6\ V \quad (2)$$

$$V_{OVP} = 4.5\ V \text{ for } V_{REF} > 3.6\ V \quad (3)$$

公式 1, 公式 2 and 公式 3 yield the typical V_{OVP} values. See the parametric tables for the minimum and maximum values that include variation over temperature and process. 图 20 gives a graphical representation of the relationship between V_{OVP} and V_{REF}.

V_{REF} can be set either by an external regulator (Mode 0) or an internal adjustable regulator (Mode 1). See the *V_{REF} Operation* section for more details on how to operate V_{REF} in Mode 0 and Mode 1.

8.3.3 D± Clamping Voltage

The TPD2S701-Q1 provides a differentiated device architecture which allows the system designer to control the clamping voltage the protected transceiver sees from the D+ and D– pins. This architecture allows the system designer to minimize the amount of stress the transceiver sees during ESD events. The clamping voltage that appears on the D+ and D– lines during an ESD event obeys 公式 4.

$$V_{CLAMP\_DP/M} = V_{REF} + V_{BR} + IR_{DYN} \quad (4)$$

Feature Description (接下页)

Where V_{BR} approximately = 0.7 V, IR_{DYN} approximately = 1 V. By adjusting V_{REF}, the clamping voltage of the D+ and D– lines can be adjusted. As V_{REF} also controls the OVP threshold, take care to insure that the V_{REF} setting both satisfies the OVP threshold requirements while simultaneously optimizing system protection on the D+ and D– lines.

The size of the capacitor used on the V_{REF} pin also influences the clamping voltage as transient currents during ESD events flow into the V_{REF} capacitor. This causes the V_{REF} voltage to increase, and likewise the clamping voltage on D± according to 公式 4. The larger capacitor that is used, the better the clamping performance of the device is going to be. See the parametric tables for the clamping performance of the TPD2S701-Q1 with a 1-µF capacitor.

8.4 Device Functional Modes

The TPD2S701-Q1 has two modes of operation which vary the way the VREF pin functions. In Mode 0, the VREF pin is connected to an external regulator which sets the voltage on the VREF pin. In Mode 1, the TPD2S701-Q1 uses an adjustable internal regulator to set the VREF voltage. Mode 1 enables the system designer to operate the TPD2S701-Q1 with a single power supply, and have the flexibility to easily set the VREF voltage to any voltage between 0.6 V and 3.8 V with two external resistors.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPD2S701-Q1 offers 2-channels of short-to-VBUS protection and IEC ESD protection for automotive high speed interfaces such as USB 2.0. For the overvoltage protection (OVP), this device integrates N-channel FET's which quickly isolate (200 ns) the protected circuitry in the event of an overvoltage condition on the VD+ and VD– lines. With respect to the ESD protection, the TPD2S701-Q1 has an internal clamping diode on each data line (VD+ and VD–) which provides 8-kV contact ESD protection and 15-kV air-gap ESD protection. More details on the internal components of the TPD2S701-Q1 can be found in the *Overview* section.

The TPD2S701-Q1 also has the ability to vary the OVP threshold based on the configuration of the Mode pin and the voltage present on the VREF pin (0.6 V-4.5 V). This functionality is discussed in greater depth in the *OVP Threshold* section. Once the VREF threshold is crossed, a fault is detectable to the user through the $\overline{FLT}$ pin, where 5 V on the pin indicates no fault is detected, and 0 V-0.4 V represents a fault condition. 图 21 shows the TPD2S701-Q1 in a typical application, interfacing between the protected internal circuitry and the connector side, where ESD vulnerability is at its highest.

9.2 Typical Application



图 21. USB 2.0 Port With Short-to-V_{BUS} and IEC ESD Protection

Typical Application (接下页)

9.2.1 Design Requirements

9.2.1.1 Device Operation

表 1 gives the complete device functionality in response to the $\overline{EN}$ pin, to overvoltage conditions at the connector (VD± pins), to thermal shutdown, and to the conditions of the V_{PWR}, V_{REF}, and MODE pins.

表 1. Device Operation Table

Functional Mode	$\overline{EN}$	MODE	VREF	VPWR	VD±	TJ	$\overline{FLT}$	Comments
NORMAL OPERATION								
Mode 0 unpowered 1	X	$R_{bot} \leq 2.6\ k\Omega$	X	X	X	X	H	Device unpowered, data switches open
Mode 0 unpowered 2	X	$R_{bot} \leq 2.6\ k\Omega$	X	X	X	X	H	Device unpowered, data switches open
Mode 1 unpowered	X	$R_{top} \| \| R_{bot} > 14\ k\Omega$	X	X	X	X	H	Device unpowered, data switches open
Mode 0 disabled	H	$R_{bot} \leq 2.6\ k\Omega$	>UVLO	>UVLO	X	<TSD	H	Device disabled, data switches open
Mode 1 disabled	H	$R_{top} \| \| R_{bot} > 14\ k\Omega$	Set by R_{top} and R_{bot}	>UVLO	X	<TSD	H	Device disabled, data switches open, V_{REF} is disabled
Mode 0 enabled	L	$R_{bot} \leq 2.6\ k\Omega$	>UVLO	>UVLO	<OVP	<TSD	H	Device enabled, data switches closed, V_{REF} is the value set by the power supply on V_{REF}
Mode 1 enabled	L	$R_{top} \| \| R_{bot} > 14\ k\Omega$	Set by R_{top} and R_{bot}	>UVLO	<OVP	<TSD	H	Device enabled, data switches closed, V_{REF} is the value set by the R_{top} and R_{bot} resistor divider
FAULT CONDITIONS								
Mode 0 thermal shutdown	X	$R_{bot} \leq 2.6\ k\Omega$	X	>UVLO	X	>TSD	L	Thermal shutdown, data switches opened, $\overline{FLT}$ pin asserted
Mode 1 thermal shutdown	X	$R_{top} \| \| R_{bot} > 14\ k\Omega$	Set by R_{top} and R_{bot}	>UVLO	X	>TSD	L	Thermal shutdown, data switches opened, V_{REF} is disabled, $\overline{FLT}$ pin asserted
Mode 0 OVP fault	L	$R_{bot} \leq 2.6\ k\Omega$	>UVLO	>UVLO	>OVP	<TSD	L	Data line overvoltage protection mode. OVP is set relative to the voltage on V_{REF}. Data switches opened, $\overline{FLT}$ pin asserted
Mode 1 OVP fault	L	$R_{top} \| \| R_{bot} > 14\ k\Omega$	Set by R_{top} and R_{bot}	>UVLO	>OVP	<TSD	L	Data line overvoltage protection mode. OVP is set relative to the voltage on V_{REF}. Data switches opened, fault pin asserted

9.2.2 Detailed Design Procedure

9.2.2.1 V_{REF} Operation

The TPD2S701-Q1 has two modes of operation which vary the way the V_{REF} pin functions. In Mode 0, the V_{REF} pin is connected to an external regulator which sets the voltage on the V_{REF} pin. In Mode 1, the TPD2S701-Q1 uses an adjustable internal regulator to set the V_{REF} voltage. Mode 1 enables the system designer to operate the TPD2S701-Q1 with a single power supply, and have the flexibility to easily set the V_{REF} voltage to any voltage between 0.6 V and 3.8 V with two external resistors.

9.2.2.1.1 Mode 0

To set the device into Mode 0, ensure that R_{bot}, resistance between the MODE pin and ground, is less than 2.6 kΩ. The easiest way to implement Mode 0 is to directly connect the mode pin to GND on your PCB. With this resistance condition met, connect V_{REF} to an external regulator to set the V_{REF} voltage.

9.2.2.1.2 Mode 1

To operate in Mode 1, ensure that R_{top} || R_{bot}, resistance between the MODE pin and ground, is greater than 14 kΩ. This is accomplished by insuring R_{top} || R_{bot} > 14 kΩ because when the device is initially powered up, V_{REF} is at ground until the internal circuitry recognizes if the device is in Mode 1 or Mode 2.

In Mode 1, V_{REF} is set by using an internal regulator to set the voltage. Using a resistor divider off of a feedback comparator is how to set V_{REF}, similar to a standard LDO or DC/DC. V_{REF} is set in Mode 1 according to 公式 5.

$$V_{REF} = \frac{V_{MODE}\left(R_{TOP} + R_{BOT}\right)}{R_{BOT}} \tag{5}$$

公式 5 yields the typical value for V_{REF}. When using ±1% resistors R_{TOP} and R_{BOT}, V_{REF} accuracy is going to be ±5%. Therefore, the minimum and maximum values for V_{REF} can be calculated off of the typical V_{REF}. The parametric tables above give example R_{TOP} and R_{BOT} resistors to use for standard output V_{REF} voltages for Mode 1.

9.2.2.2 Mode 1 Enable Timing

In Mode 1, when the TPD2S701-Q1 is disabled, the output regulator is disabled, leading V_{REF} to discharge to 0 V through R_{TOP} and R_{BOT}. It is desired for V_{REF} to be at 0 V when the device is disabled to minimize the clamping voltage during a power disabled ESD event. If V_{REF} is at 0 V, this holds D± near ground during these fault events.

When enabling the TPD2S701-Q1, V_{REF} is quickly charged up to insure a quick turnon time of the Data FETs. Data FET turnon is gated by V_{REF} reaching 80% of its final voltage plus 150 µs to insure a proper OVP threshold is set before passing data. This prevents false OVPs due to normal operation. Because Data FET turnon is gated by charging the V_{REF} clamping capacitor, the size of the capacitor influences the turnon time of the Data switches. The TPD2S701-Q1's internal regulator uses a constant current source to quickly charge the V_{REF} clamping capacitor, so the charging time of C_{VREF} can easily be calculated with 公式 6.

$$t_{CHG\_CVREF} = \frac{C_{VREF} \times 0.8\left(VREF_{FINAL}\right)}{I_{CHG\_VREF}} \tag{6}$$

Where C_{VREF} is the clamping capacitance on V_{REF}, $VREF_{FINAL}$ is the final value V_{REF} is set to, and I_{CHG_VREF} = 22 mA (typical). If V_{REF} = 1 V, 0.8 is used in the above equation because 80% of V_{REF} is the amount of time that gates the turnon of the Data FETs. Once t_{CHG_CVREF} is calculated, the typical turnon time of the Data FETs can be calculated from 公式 7.

$$t_{ON\_EN\_MODE1} = t_{CHG\_CVREF} + 150\ \mu s \tag{7}$$

9.2.3 Application Curves



图 22. USB2.0 Eye Diagram (Board Only, Through Path)



图 23. USB2.0 Eye Diagram (System from Typical Application Schematic)

10 Power Supply Recommendations

10.1 V_{PWR} Path

The V_{PWR} pin provides power to the TPD2S701-Q1. A 10-µF capacitor is recommended on V_{PWR} as close to the pin as possible for localized decoupling of transients. A supply voltage above the UVLO threshold for V_{PWR} must be supplied for the device to power on.

10.2 V_{REF} Pin

The V_{REF} pin provides a voltage reference for the data switch OVP level as well as a bypass for ESD clamping. A 1-µF capacitor must be placed as close to the pin as possible and the supply must be set to be above the UVLO threshold for V_{REF}.

11 Layout

11.1 Layout Guidelines

Proper routing and placement maintains signal integrity for high-speed signals. The following guidelines apply to the TPD2S701-Q1:

- Place the bypass capacitors as close as possible to the VPWR and VREF pins. Capacitors must be attached to a solid ground. This minimizes voltage disturbances during transient events such as ESD or overcurrent conditions.
- High speed traces (data switch path) must be routed as straight as possible and any sharp bends must be minimized.

Standard ESD recommendations apply to the VD+, VD- pins as well:

- The optimum placement is as close to the connector as possible.
  – EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  – The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  – Electric fields tend to build up on corners, increasing EMI coupling.

11.2 Layout Example



图 24. TPD2S701-Q1 Layout

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档：

《TPD2S701-Q1 评估模块用户指南》

12.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com 上的器件产品文件夹。请单击右上角的*通知我* 进行注册，即可收到任意产品信息更改每周摘要。有关更改的详细信息，请查看任意已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 ***TI 的工程师对工程师 (E2E) 社区。***此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 ***TI 参考设计支持*** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。 精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参见左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD2S701QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	15R	Samples
TPD2S701QDSKRQ1	ACTIVE	SON	DSK	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14H	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2S701QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPD2S701QDSKRQ1	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD2S701QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
TPD2S701QDSKRQ1	SON	DSK	10	3000	210.0	185.0	35.0



4221984/A 05/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DSK 10 **WSON - 0.8 mm max height**

2.5 x 2.5 mm, 0.5 mm pitch PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265