







TPD3S713-Q1

ZHCSLC3A - MAY 2020 - REVISED FEBRUARY 2022

TPD3S713-Q1 具有可调电流限值和 VBATT 短路保护功能的汽车类 USB 2.0 接口 保护器件

1 特性

- 符合面向汽车应用的 AEC-Q100 标准:
 - 器件温度等级 1: 40°C 至 +125°C 环境工作 温度范围
 - 器件 HBM ESD 分类等级 H2
 - 器件 CDM ESD 分类等级 C5
- V_{BUS} 引脚上的电池短路保护(高达 18V)和接地短 路保护功能
- DM_IN、DP_IN 引脚上的电池短路保护(高达 18V)和 V_{BUS}短路保护功能
- 符合 IEC 61000-4-2 标准的 DP_IN、DM_IN 和 V_{BUS}
 - ±8kV 接触放电和 ±15kV 空气放电
- 符合 ISO 10605 (330pF, 330Ω)标准的 DP_IN、DM_IN和 V_{BUS}
 - ±8kV 接触放电和 ±15kV 空气放电
- 高速数据开关(1230MHz 带宽)
- 4.5V 至 5.5V 输入电压工作范围
- 50mA 至 600mA 可调节电流限值 (200mA 时精度 为 ±13.5%)
- 集成 73mΩ(典型值)高侧 MOSFET
- 500mA 最大连续输出电流
- V_{BUS} 电缆补偿
- 20 引脚 QFN (3mm × 4mm) 封装

2 应用

- 汽车 USB 接口
 - 音响主机
 - 远程信息处理
 - 导航模块
- 汽车 USB 充电端口
 - 媒体接口

3 说明

TPD3S713-Q1 是一款单芯片解决方案,在汽车 USB 集线器、音响主机、远程信息处理和媒体接口应用中为 高速数据和电力线提供电池短路、短路和 ESD 保护。 集成的数据开关提供了同类最佳的带宽,能够在 USB 发生电池短路时最大限度地减少信号衰减。高达 1.2GHz 的带宽可利用汽车 USB 环境中常见的长系留 线缆来实现干净的 USB2.0 高速 (480Mbps) 眼图。

电池短路保护可隔离内部系统电路,防止其受到 V_{RUS}、DP IN 和 DM IN 引脚上任何过压情况的影 响。在这些引脚上,TPD3S713-Q1 可处理发生热插拔 和直流事件时高达 18V 的过压,并关闭内部开关,保 护上游收发器免受有害电压和电流尖峰的影响。


V_{BUS} 引脚还提供灵活的可调节限流负载开关(从 50mA 到 600mA),如果端口只需要数十毫安的电 流,可节省系统功率预算。

TPD3S713-Q1 器件具有一个能够控制上行电源的电流 检测输出,因此可在连接长 USB 电缆的远程 USB 端 口处保持 5V 的电压。

器件信息(1)

器件型号	封装	封装尺寸(标称值)
TPD3S713-Q1	WQFN (20)	4.00mm × 3.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



原理图



Table of Contents

1 特性	1	8.4 Device Functional Modes	<mark>2</mark> 1
2 应用		9 Application and Implementation	
3 说明		9.1 Application Information	
4 Revision History		9.2 Typical Application	<mark>2</mark> 3
5 Pin Configuration and Functions		10 Power Supply Recommendations	
6 Specifications		11 Layout	
6.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
6.2 ESD Ratings		11.2 Layout Example	29
6.3 Recommended Operating Conditions		12 Device and Documentation Support	30
6.4 Thermal Information		12.1 Documentation Support	
6.5 Electrical Characteristics		12.2 接收文档更新通知	30
6.6 Switching Characteristics		12.3 支持资源	
6.7 Typical Characteristics		12.4 Trademarks	
7 Parameter Measurement Information		12.5 Electrostatic Discharge Caution	
8 Detailed Description		12.6 术语表	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	30
8.3 Feature Description			
·			
4 Davision History			
4 Revision History			
Observes from Davisian * (May 0000) to Dav	.! A /F	'- h 0000\	D

С	Changes from Revision * (May 2020) to Revision A (February 2022)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	
•	为 FSD 等级增加了 ISO 10605(330pF 330Ω)	



5 Pin Configuration and Functions




图 5-1. RVC Package 20-Pin WQFN Top View

表 5-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION		
NAME NO.		TYPE	DESCRIPTION		
IMON	1	0	This pin sources a scaled-down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage; used as an analog current monitor.		
IN	2,3	PWR	Input supply voltage; connect a 0.1 - μF or greater ceramic capacitor from IN to GND as close to the IC as possible.		
DM_OUT	4	I/O	DM data line to upstream USB host controller		
DP_OUT	5	I/O	DP data line to upstream USB host controller		
CS	6	0	Linear cable compensation current. Connect to divider resistor of front-end dc-dc converter.		
EN	device is disabled, and the signal and power switches are OFF. Logic-level control input for choosing the current limit resistor and current limit threshold. When				
ILIM_SEL	8	I	Logic-level control input for choosing the current limit resistor and current limit threshold. When ILIM_SEL = High, ILIM_HI resistor is valid; When ILIM_SEL = Low, ILIM_LO resistor is valid.		
INT1	9	I	Logic-level control input, the device can be set in normal mode or client mode through pin configuration. If INT1 = high, the device is in normal mode; If INT1 = low and ILIM_SEL = Low, the device is in client mode.		
INT2	10	I	For internal circuit, must connect to ground without a pull down resistor.		
GND	11	_	Ground connection; must be connected externally to the thermal pad.		
BIAS	12	PWR	Used for IEC protection. Typically, connect a 2.2- μF capacitor to ground and 5.1-k Ω resistor to BUS.		
DP_IN	13	I/O	DP data line to downstream connector		
DM_IN	14	I/O	DM data line to downstream connector		
BUS	15,16	PWR	Power-switch output		
NC	17	NC	No connect, leave floating or connect to ground.		
FAULT	18	0	Active-low, open-drain output, asserted during overtemperature, overcurrent, and overvoltage conditions.		
ILIM_LO	19	1	External resistor used to set the low current-limit threshold, selected by ILIM_SEL pin.		
ILIM_HI	20	1	External resistor used to set the high current-limit threshold, selected by ILIM_SEL pin.		
Thermal pad			Thermal pad on the bottom of the package		

(1) I = Input, O = Output, I/O = Input and output, PWR = Power

6 Specifications

6.1 Absolute Maximum Ratings

Voltages are with respect to GND unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Voltage range	CS, ILIM_SEL, INT1, EN, FAULT, ILIM_HI, ILIM_LO, IN, IMON, INT2	- 0.3	7	V
	DM_OUT, DP_OUT	- 0.3	5.7	
	BIAS, DM_IN, DP_IN, VBUS	- 0.3	18	
Continuous current	DM_IN to DM_OUT or DP_IN to DP_OUT	- 100	100	mA
	IBUS	Interna	ally limited	
Continuous output source current, I _{SRC}	ILIM_HI, LIM_LO, IMON	Interna	ally limited	А
Continuous output sink current, I _{SNK}	FAULT		25	mA
	CS	Interna	ally limited	А
perating junction temperature, T _J		- 40	150	°C
Storage temperature,T _{stg}		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AE	C Q100-002 ⁽¹⁾	±2000 ⁽²⁾	
		Charged-device model (CDM), per AEC Q100-011		±750 ⁽³⁾	
		IEC 61000-4-2 contact discharge	DP_IN, DM_IN and V _{BUS} pins ⁽⁴⁾	±8000	
$V_{(ESD)}$	Electrostatic	IEC 61000-4-2 air di scharge	DP_IN, DM_IN and V _{BUS} pins ⁽⁴⁾	±15000	V
(202)	discharge	ISO 10605 (330 pF, 330 $^{\Omega}$), contact discharge	DP_IN, DM_IN and V _{BUS} pins ⁽⁵⁾	±8000	
		ISO 10605 (330 pF, 330 $^{\Omega}$), air discharge	DP_IN, DM_IN and V _{BUS} pins ⁽⁵⁾	±15000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) The passing level per AEC-Q100 Classification H2.
- (3) The passing level per AEC-Q100 Classification C5.
- (4) Surges per IEC 61000-4-2, level 4, 1999 applied from DP_IN, DM_IN and V_{BUS} to output ground of the TPD3S713Q1EVM-103 evaluation module.
- (5) Surges per ISO 10605 (330 pF, 330 Ω), applied from DP_IN, DM_IN and V_{BUS} to output ground of the TPD3S713Q1EVM-103 evaluation module.

6.3 Recommended Operating Conditions

Voltages are with respect to GND unless otherwise noted.

			MIN	NOM MAX	UNIT
V _(IN)	Supply voltage	IN	4.5	5.5	V
	Input voltage	EN, ILIM_SEL, INT1, INT2	0	5.5	V
		DM_IN, DM_OUT, DP_IN, DP_OUT	0	3.6	V
I _(BUS)	Output continuous current	IBUS		500	mA
		DM_IN to DM_OUT or DP_IN to DP_OUT	- 30	30	mA
	Continuous output sink current	FAULT		10	mA
R _(ILIM_xx)	Current-limit-set resistors		6.98	100	kΩ
T _J	Operating junction temperature		- 40	125	°C

Product Folder Links: TPD3S713-Q1



6.4 Thermal Information

		TPD3S713-Q1	
	THERMAL METRIC ⁽¹⁾	RVC (WQFN)	UNIT
		20 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	37.9	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	39.9	°C/W
R _{θ JB}	Junction-to-board thermal resistance	11.9	°C/W
ψ JT	Junction-to-top characterization parameter	0.5	°C/W
ψ ЈВ	Junction-to-board characterization parameter	11.8	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	3.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Unless otherwise noted, $-40^{\circ}\text{C} \leqslant T_{J} \leqslant 125^{\circ}\text{C}$ and $4.5 \text{ V} \leqslant V_{\text{(IN)}} \leqslant 5.5 \text{ V}, V_{\text{(EN)}} = V_{\text{(INT1)}} = V_{\text{(ILIM_SEL)}} = V_{\text{(IN)}}, V_{\text{(INT2)}} = \text{GND}, R_{\text{(FAULT)}} = 10 \text{ k}\,\Omega$, $R_{\text{(IMON)}} = 2.55 \text{ k}\,\Omega$, $R_{\text{(ILIM_HI)}} = 52.3 \text{ k}\,\Omega$. Positive currents are into pins. Typical values are at $T_{J} = 25^{\circ}\text{C}$. All voltages are with respect to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT - PO\	WER SWITCH					
_	On-resistance ⁽¹⁾	T _J = 25°C		73	90	0
r _{DS(on)}		- 40°C ≤T _J ≤ 125°C		73	120	mΩ
I _{lkg}	Reverse leakage current	V_{BUS} = 5 V, V_{IN} = V_{EN} = 0 V, -40° C \leqslant T _J \leqslant 125°C, measure I _(IN)		0.01	2	μA
OUT - DIS	CHARGE					
R _(DCHG)	Discharge resistance (ILIM_SEL change)		400	500	630	Ω
ENABLE, IL	IM_SEL, INT1, INT2 INPUTS					
	Input pin rising logic threshold voltage		0.8	1.35	2	V
	Input pin falling logic threshold voltage		0.7	1.15	1.65	V
	Hysteresis ⁽²⁾			200		mV
	Input current	Pin voltage = 0 V or 5.5 V	- 1		1	μA
CURRENT I	LIMIT					
		R_{ILIM_HI} or $R_{ILIM_LO} = 80.6 \text{ k} \Omega$	38	55	71	
		R_{ILIM_HI} or R_{ILIM_LO} = 52.3 k Ω	62	82	102	
l	VBUS short-circuit current	R_{ILIM_HI} or R_{ILIM_LO} = 22.1 k Ω	166	192	218	mA
los	limit	R_{ILIM_HI} or R_{ILIM_LO} = 15.4 k Ω	245	275	305	ША
		R_{ILIM_HI} or $R_{ILIM_LO} = 6.98 \text{ k} \Omega$	560	600	640	
		R _{ILIM_HI} Shorted to GND	860	1150	1440	
R _{ILIM_HI} Sho	orted to GND				'	
I _(IN_OFF)	Disabled IN supply current	$V_{(EN)}$ = 0 V, $V_{(BUS)}$ = 0 V, $-40^{\circ}C \leqslant T_{J} \leqslant 125^{\circ}C$, no 5.1-kΩ resistor (open) between BIAS and VBUS		0.1	10	μА
I _(IN_ON)	Enabled IN supply current	V _(INT1) = V _(ILIM_SEL) = High		200	280	μΑ

6.5 Electrical Characteristics (continued)

Unless otherwise noted, $-40^{\circ}\text{C} \leqslant \text{T}_{\text{J}} \leqslant 125^{\circ}\text{C}$ and $4.5 \text{ V} \leqslant \text{V}_{\text{(IN)}} \leqslant 5.5 \text{ V}, \text{V}_{\text{(EN)}} = \text{V}_{\text{(INT1)}} = \text{V}_{\text{(ILIM_SEL)}} = \text{V}_{\text{(IN)}}, \text{V}_{\text{(INT2)}} = \text{GND}, \text{R}_{\text{(FAULT)}} = 10 \text{ k}\,\Omega$, $\text{R}_{\text{(IMON)}} = 2.55 \text{ k}\,\Omega$, $\text{R}_{\text{(ILIM_HI)}} = 52.3 \text{ k}\,\Omega$. Positive currents are into pins. Typical values are at $\text{T}_{\text{J}} = 25^{\circ}\text{C}$. All voltages are with respect to GND.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UNDERVOLTA	GE LOCKOUT, IN					
V		IN rising	3.9	4.1	4.3	V
$V_{(UVLO)}$	UVLO threshold voltage	IN falling	3.3	3.5	3.7	V
FAULT			-		'	
	Output low voltage	I _(FAULT) = 1 mA			100	mV
	Off-state leakage	V _(FAULT) = 5.5 V			2	μΑ
THERMAL SHU	JTDOWN		-			
T _(OTSD2)	Thermal shutdown threshold		155			°C
T _(OTSD1)	Thermal shutdown threshold in current-limit		135			°C
	Hysteresis ⁽³⁾			20		°C
DM_IN AND DE	P_IN OVERVOLTAGE PROTECT	ON	-			
V _(OV_Data)	Protection trip threshold	DP_IN and DM_IN rising	3.3	3.9	4.15	V
	Hysteresis ⁽³⁾			100		mV
		DP_IN = DM_IN = 18 V, IN = 5 V or 0 V		200		
R _(DCHG_Data)	Discharge resistor after OVP(3)	DP_IN = DM_IN = 5 V, IN = 5 V		370		$k\Omega$
	· · · (v)	DP_IN = DM_IN = 5 V, IN = 0		390		
BUS OVERVOL	TAGE PROTECTION				,	
V _(OV_BUS)	Protection trip threshold	VBUS rising	5.65	6	6.35	V
	Hysteresis ⁽³⁾			90		mV
В	Discharge register	VBUS = 18 V, IN = 5 V		55	85	
R _(DCHG_BUS)	Discharge resistor	VBUS = 18 V, IN = 0		80	120	kΩ
CABLE COMPE	ENSATION	,			L	
I _(CS)	Sink current	Load = 0.5 A, 2.5 V ≤ V _(CS) ≤ 5.5 V	190	210	230	μA

Product Folder Links: TPD3S713-Q1

6.5 Electrical Characteristics (continued)

Unless otherwise noted, $-40^{\circ}\text{C} \leqslant \text{T}_{\text{J}} \leqslant 125^{\circ}\text{C}$ and $4.5 \text{ V} \leqslant \text{V}_{\text{(IN)}} \leqslant 5.5 \text{ V}, \text{V}_{\text{(EN)}} = \text{V}_{\text{(INT1)}} = \text{V}_{\text{(ILIM_SEL)}} = \text{V}_{\text{(IN)}}, \text{V}_{\text{(INT2)}} = \text{GND}, \text{R}_{\text{(FAULT)}} = 10 \text{ k}\,\Omega$, $\text{R}_{\text{(IMON)}} = 2.55 \text{ k}\,\Omega$, $\text{R}_{\text{(ILIM_HI)}} = 52.3 \text{ k}\,\Omega$. Positive currents are into pins. Typical values are at T_J = 25°C. All voltages are with respect to GND

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _(IMON)	Source current	Load = 0.5 A, $0 \le V_{\text{(IMON)}} \le 2.5 \text{ V}$	245	265	285	μA
HIGH-BANDWI	DTH ANALOG SWITCH				·	
D	DP and DM switch on-			3.2	6.5	Ω
N(HS_ON)	resistance			3.8	7.6	52
14.5	between DP and DM			0.05	0.15	0
I ∆ K(HS_ON)I				0.05	0.15	Ω
C _(IO_OFF)				8.8		pF
C _(IO_ON)		$V_{(DP_IN)} = V_{(DM_IN)} = 0.3 \text{ V, Vac} = 0.03 \text{ V}_{PP}, \text{ f} = 1$ MHz		10.9		pF
	Off-state isolation(4)	V _(EN) = 0 V, f = 250 MHz		12		dB
	On-state cross-channel isolation ⁽⁴⁾	f = 250 MHz		34		dB
I _{lkg(OFF)}	Off-state leakage current	V_{EN} = 0 V, $V_{(DP_IN)}$ = $V_{(DM_IN)}$ = 3.6 V, $V_{(DP_OUT)}$ = $V_{(DM_OUT)}$ = 0 V, measure $I_{(DP_OUT)}$ and $I_{(DM_OUT)}$		0.1	1.5	μΑ
BW	Bandwidth (- 3 dB) ⁽⁴⁾	R _(L) = 50 Ω		1230		MHz

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature. Thermal effects must be taken into account separately.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

This parameter is provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's

product warranty.

This parameter is provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.

This parameter is provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.

6.6 Switching Characteristics

Unless otherwise noted, $-40^{\circ}\text{C} \leqslant \text{T}_{\text{J}} \leqslant 125^{\circ}\text{C}$ and $4.5 \text{ V} \leqslant \text{V}_{\text{(IN)}} \leqslant 5.5 \text{ V}, \text{V}_{\text{(EN)}} = \text{V}_{\text{(INT1)}} = \text{V}_{\text{(ILIM_SEL)}} = \text{V}_{\text{(IN)}}, \text{V}_{\text{(INT2)}} = \text{GND}, \text{R}_{\text{(FAULT)}} = 10 \text{ k}\,\Omega$, $\text{R}_{\text{(IMON)}} = 2.55 \text{ k}\,\Omega$, $\text{R}_{\text{(ILIM_HI)}} = 52.3 \text{ k}\,\Omega$. Positive currents are into pins. Typical values are at T_J = 25°C. All voltages are with respect to GND.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	BUS voltage rise time	V - 5 V C - 4 v C D - 400 O	1.05	1.75	3.1	ms
t _f	BUS voltage fall time	$V_{(IN)} = 5 \text{ V, } C_{(L)} = 1 \mu\text{F, } R_{(L)} = 100 \Omega$	0.27	0.47	0.82	ms
t _{on}	BUS voltage turn-on time	V -5VC -1UE B -100 0		7.5	11	ms
t _{off}	BUS voltage turn-off time	$V_{(IN)} = 5 \text{ V, } C_{(L)} = 1 \mu\text{F, } R_{(L)} = 100 \Omega$		2.7	5	ms
t _(DCHG_S)	Discharge hold time (ILIM_SEL change)	Time V _(OUT) < 0.7V	1.1	2	2.9	s
t _(IOS)	BUS short-circuit response time ⁽¹⁾	$V_{(IN)}$ = 5 V, $R_{(SHORT)}$ = 50 m Ω		2		μs
t(OC_BUS_FAULT)	BUS FAULT deglitch time	Bidirectional deglitch applicable to current-limit condition only (no deglitch assertion for OTSD)	5.5	8.5	11.5	ms
t _{pd}	Analog switch propagation delay ⁽¹⁾	V _(IN) = 5 V		0.14		ns
t _(SK)	Analog switch skew between opposite transitions of the same port (t _{PHL} - t _{PLH}) (1)	V _(IN) = 5 V		0.02		ns
t _(OV_Data)	DP_IN and DM_IN overvoltage protection response time			5		μs
t _(OV_BUS)	BUS overvoltage protection response time			0.3		μs
t _(OV_Data_FAULT)	DP_IN and DM_IN FAULT- asserted degltich time		11	16	23	ms
	BUS FAULT-asserted degltich time		11	16	23	ms

⁽¹⁾ These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

Product Folder Links: TPD3S713-Q1

6.7 Typical Characteristics


 $T_A = 25^{\circ}C$, $V_{(IN)} = 5$ V, $V_{(EN)} = V_{(IN)}$, $V_{(ILIM_SEL)} = V_{(INT1)} = V_{(IN)}$, $V_{(INT2)} = GND$, \overline{FAULT} connect to $V_{(IN)}$ via a 10-k Ω pullup resistor (unless stated otherwise)





6.7 Typical Characteristics (continued)

 $T_A = 25^{\circ}C$, $V_{(IN)} = 5$ V, $V_{(EN)} = V_{(IN)}$, $V_{(ILIM_SEL)} = V_{(INT1)} = V_{(IN)}$, $V_{(INT2)} = GND$, \overline{FAULT} connect to $V_{(IN)}$ via a 10-k Ω pullup resistor (unless stated otherwise)





Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.7 Typical Characteristics

 $T_A = 25^{\circ}C$, $V_{(IN)} = 5$ V, $V_{(EN)} = V_{(IN)}$, $V_{(ILIM_SEL)} = V_{(INT1)} = V_{(IN)}$, $V_{(INT2)} = GND$, \overline{FAULT} connect to $V_{(IN)}$ via a 10-k Ω pullup resistor (unless stated otherwise)








6.7 Typical Characteristics (continued)

 $T_A = 25^{\circ}C$, $V_{(IN)} = 5$ V, $V_{(EN)} = V_{(IN)}$, $V_{(ILIM_SEL)} = V_{(INT1)} = V_{(IN)}$, $V_{(INT2)} = GND$, \overline{FAULT} connect to $V_{(IN)}$ via a 10-k Ω pullup resistor (unless stated otherwise)




Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.7 Typical Characteristics (continued)

 $T_A = 25^{\circ}C$, $V_{(IN)} = 5$ V, $V_{(EN)} = V_{(IN)}$, $V_{(ILIM_SEL)} = V_{(INT1)} = V_{(IN)}$, $V_{(INT2)} = GND$, \overline{FAULT} connect to $V_{(IN)}$ via a 10-k Ω pullup resistor (unless stated otherwise)



Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



7 Parameter Measurement Information




图 7-1. Short-to-Battery System Test Setup

8 Detailed Description

8.1 Overview

The TPD3S713-Q1 is a single-chip solution for short-to-battery, short-circuit, and ESD protection for high speed data and power lines in automotive USB hub, head unit, telematics, and media interface applications. The integrated data switches provide best-in-class bandwidth for minimal signal degradation during USB short-to-battery events. The high bandwidth allows for a clean USB2.0 high-speed eye diagram which helps pass stringent USB certification tests in the automotive USB environment.

The short-to-battery protection isolates the internal system circuits from any overvoltage conditions at the V_{BUS} , DP_IN, and DM_IN pins. On these pins, the TPD3S713-Q1 can handle overvoltages up to 18 V for hot plug and DC events. This feature protects the upstream voltage regulator, automotive processor, and hub when these pins are exposed to fault conditions.

The V_{BUS} pin also provides an accurate current limited load switch from 55 mA to 600 mA. The leading overcurrent protection automatically limits current to prevent drooping of the upstream rail during short-to-ground events. Also TPD3S713-Q1 can save power budget for the whole system.

The TPD3S713-Q1 device integrates a cable compensation (CS) feature to compensate for long-cable voltage drop. This feature keeps the remote USB port output voltage constant to enhance the user experience under high-current charging conditions.

The TPD3S713-Q1 device provides a current-monitor function (IMON) by connecting a resistor from the IMON pin to GND to provide a positive voltage linearly with load current. This connection can be used for system power or dynamic power management.


Additionally, the device provides ESD protection up to ±8 kV (contact discharge) and ±15 kV (air discharge) per IEC 61000-4-2 on DP_IN and DM_IN.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 FAULT Response

The device features an active-low, open-drain fault output. FAULT goes low when there is a fault condition. Fault detection includes overtemperature, overcurrent, or overvoltage on V_{BUS} , DP_IN and DM_IN. Connect a 10-k Ω pullup resistor from FAULT to IN.

表 8-1 summarizes the conditions that generate a fault and actions taken by the device.

表 8-1. Fault Conditions

EVENT	CONDITION	ACTION
Overvoltage on the data lines	$V_{(DP_IN)}$ or $V_{(DM_IN)} > 3.9 \text{ V}$	The device immediately shuts off the USB data switches and the internal power switch. The fault indicator asserts with a 16-ms deglitch, and deasserts without deglitch.
Overvoltage on V _(BUS)	V _(BUS) > 6 V	The device immediately shuts off the internal power switch and the USB data switches. The fault indicator asserts with a 16-ms deglitch and deasserts without deglitch.
Overcurrent on V _(BUS)	I _(BUS) > I _(OS)	The device regulates switch current at I _(OS) until thermal cycling occurs. The fault indicator asserts and deasserts with an 8-ms deglitch.
Overtemperature	T_J > OTSD2 in non-current-limited or T_J > OTSD1 in current-limited mode.	The device immediately shuts off the internal power switch and the USB data switches. The fault indicator asserts immediately when the junction temperature exceeds OTSD2 or OTSD1 while in a current-limiting condition. The device has a thermal hysteresis of 20°C.

8.3.2 Cable Compensation

When a load draws current through a long or thin wire, there is an IR drop that reduces the voltage delivered to the load. In the vehicle from the voltage regulator 5-V output to the loading, the total resistance of power switch $r_{DS(on)}$ and cable resistance causes an IR drop at the loading input. So the charging current of most portable devices is less than their expected maximum charging current.




图 8-1. Voltage Drop

The TPD3S713-Q1 device detects the load current and applies a proportional sink current that can be used to adjust the output voltage of the upstream regulator to compensate for the IR drop in the charging path. The gain $G_{(CS)}$ of the sink current proportional to load current is 420 μ A/A.






图 8-2. Cable Compensation Equivalent Circuit

8.3.2.1 Design Procedure

To start the procedure, the total resistance, including the power switch $r_{DS(on)}$ and wire resistance $R_{(WIRE)}$, must be known.

- Choose R_(G) following the voltage-regulator feedback resistor-divider design guideline.
- 2. Calculate $R_{(FA)}$ according to 方程式 1.

$$R_{FA} = (r_{DS(on)} + R_{(WIRE)}) / G_{(CS)}$$
(1)

3. Calculate R_(FB) according to 方程式 2.

$$R_{(FB)} = \frac{V_{(OUT)}}{V_{(FB)}/R_{(G)}} - R_{(G)} - R_{(FA)}$$
(2)

4. $C_{(COMP)}$ in parallel with $R_{(FA)}$ is required to stabilize $V_{(OUT)}$ when $C_{(BUS)}$ is large. Start with $C_{(COMP)} \ge 3 \times G_{(CS)} \times C_{(OUT)}$, then adjust $C_{(COMP)}$ to optimize the load transient of the voltage regulator output. $V_{(OUT)}$ stability must always be verified in the end application circuit.

8.3.3 DP and DM Protection

DP and DM protection consists of ESD and OVP (overvoltage protection). The DP_IN and DM_IN pins provide ESD protection up to ±15 kV (air discharge) and ±8 kV (contact discharge) per IEC 61000-4-2 (see the *ESD Ratings* section for test conditions).

The ESD stress seen at DP_IN and DM_IN is impacted by many external factors, like the parasitic resistance and inductance between ESD test points and the DP_IN and DM_IN pins. For air discharge, the temperature and humidity of the environment can cause some difference, so the IEC performance must always be verified in the end-application circuit.

The IEC ESD performance of the TPD3S713-Q1 device depends on the capacitance connected from BIAS to GND. TI recommends a 2.2- μ F capacitor placed close to the BIAS pin. Connect the BIAS pin to BUS using a 5.1-k Ω resistor as a discharge path for the ESD stress.

OVP protection is provided for short-to- V_{BUS} or short-to-battery conditions in the vehicle harness, preventing damage to the upstream USB transceiver or hub. When the voltage on DP_IN or DM_IN exceeds 3.9 V (typical), the TPD3S713-Q1 device quickly responds to block the high-voltage reverse connection to DP_OUT and DM_OUT. Overcurrent short-to-GND protection for DP and DM is provided by the upstream USB transceiver.

8.3.4 V_{BUS} OVP Protection

The TPD3S713-Q1 BUS pin can withstand up to 18 V. The internal MOSFET turns off quickly when a short-to-battery condition occurs.

The TPD3S713-Q1 device OVP threshold is 6 V (typical).

8.3.5 Output and DP or DM Discharge

When an OVP condition occurs on DP_IN or DM_IN, the TPD3S713-Q1 device enables an internal 200-k Ω discharge resistance from DP_IN to ground and from DM_IN to ground. The analog switches are also turned off. The TPD3S713-Q1 device automatically disables the discharge paths and turns on the analog switches after the OVP condition is removed.

When an OVP condition occurs on BUS, the TPD3S713-Q1 device turns on an internal discharge path (see \gtrsim 8-2 for the discharge resistance). The TPD3S713-Q1 device automatically turns off the discharge path and turns on the power switch after the OVP condition is removed.

表 8-2. BU	Discharge	Resistance
-----------	-----------	------------

VIN ⁽¹⁾	EN ⁽¹⁾	OVP ⁽¹⁾	BUS DISCHARGE RESISTANCE ⁽²⁾
0	0	0	_
0	0	1	80 kΩ
0	1	0	_
0	1	1	80 kΩ
1	0	0	500 Ω
1	0	1	55 kΩ
1	1	0	_
1	1	1	55 kΩ

- (1) 0 = inactive, 1 = active
- (2) = no discharge resistance

8.3.6 Overcurrent Protection

When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur. In the first condition, the output is shorted before the device is enabled or before the application of $V_{(IN)}$. The TPD3S713-Q1 device senses the short and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents flow for 1 to 2 μ s (typical) before the current-limit circuit reacts. The device operates in constant-current mode after the current-limit circuit has responded. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting. The device remains off until the junction temperature cools approximately 20°C and then restarts. The device continues to cycle on and off until the overcurrent condition is removed.

8.3.7 Undervoltage Lockout

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted oscillations on the output due to input voltage drop from large current surges.

8.3.8 Thermal Sensing

Two independent thermal-sensing circuits protect the TPD3S713-Q1 device if the temperature exceeds recommended operating conditions. These circuits monitor the operating temperature of the power-distribution switch and disable operation. The power dissipation in the package is proportional to the voltage drop across the power switch, so the junction temperature rises during an overcurrent condition. The first thermal sensor turns off the power switch when the die temperature exceeds 135°C and the device is in current limit. The second thermal sensor turns off the power switch when the die temperature exceeds 155°C regardless of whether the power switch is in current limit. Hysteresis is built into both thermal sensors, and the switch turns on after the device has cooled by approximately 20°C. The switch continues to cycle off and then on until the fault is removed. The open-drain false-reporting output, FAULT, is asserted (low) during an overtemperature shutdown condition.

8.3.9 Current-Limit Setting

The TPD3S713-Q1 has two independent current-limit settings that are each adjusted externally with a resistor. The ILIM_HI setting is adjusted with $R_{(ILIM_HI)}$ connected between ILIM_HI and GND. The ILIM_LO setting is adjusted with $R_{(ILIM_LO)}$ connected between ILIM_LO and GND.

The current limit is selected by ILIM_SEL pin. If ILIM_SEL = high, ILIM_HI is selected; If ILIM_SEL = low, ILIM_LO is selected.

The following equation calculates the value of resistor for adjusting the typical current limit (need update):



$$I_{os(nom)}(mA) = \frac{4200V}{R_{(ILIM_xx)}^{0.99} k\Omega}$$
 (3)

Many applications require that the current limit meet specific tolerance limits. When designing to these tolerance limits, both the tolerance of the TPD3S713-Q1 current limit and the tolerance of the external adjusting resistor must be taken into account. The following equations approximate the TPD3S713-Q1 minimum and maximum current limits to within a few milliamperes and are appropriate for design purposes. The equations do not constitute part of TI's published device specifications for purposes of TI's product warranty. These equations assume an ideal—no variation—external adjusting resistor. To take resistor tolerance into account, first determine the minimum and maximum resistor values based on its tolerance specifications and use these values in the equations. Because of the inverse relation between the current limit and the adjusting resistor, use the maximum resistor value in the I_{OS(min)} equation and the minimum resistor value in the I_{OS(max)} equation.

$$I_{os(min)}(\text{mA}) = \frac{4150\text{V}}{R_{(ILIM_xx)}^{1.05}k\Omega}$$
 (4)

$$I_{os(max)}(mA) = \frac{4600V}{R_{(ILIM_xx)}^{0.96} k\Omega}$$
 (5)




图 8-3. Current-Limit Setting vs Adjusting Resistor

The routing of the traces to the $R_{(ILIM_xx)}$ resistors must have a sufficiently low resistance so as not to affect the current-limit accuracy. The ground connection for the $R_{(ILIM_xx)}$ resistors is also very important. The resistors must reference back to the TPD3S713-Q1 GND pin. Follow normal board layout practices to ensure that current flow from other parts of the board does not impact the ground potential between the resistors and the TPD3S713-Q1 GND pin.

8.4 Device Functional Modes

8.4.1 Device Truth Table (TT)

The device truth table (₹ 8-3) lists all valid combinations for both ILIM_SEL and INT1 pins, and the corresponding mode. The TPD3S713-Q1 device monitors the INT1 and ILIMI_SEL input change, and there is 2s discharge on BUS pin during mode change.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




表	8-3	. Tru	ıth	Tal	hle

INT1	ILIM_SEL	CURRENT LIMIT SELECTED	MODE	POWER SWITCH	DATA SWITCH	IMON FOR CURRENT MONITOR	FAULT REPORT			
0	0	N/A	Client mode	OFF	ON	OFF	ON ⁽¹⁾			
0	1		RESERVED, DO NOT USE							
1	0	ILIM_LO	Normal mode	ON	ON	ON	ON			
1	1	ILIM_HI	Normal mode	ON	ON ON		ON			

(1) In the client mode, the FAULT only reports in case of BUS,DP_IN and DM_IN OVP.

8.4.2 Client Mode

The TPD3S713-Q1 device integrates client mode as shown in 🖺 8-4. The internal power switch is OFF to block current flow from BUS to IN, and the signal switches are ON. This mode can be used for software upgrades from the USB port.



Copyright © 2019, Texas Instruments Incorporated

图 8-4. Client-Mode Equivalent Circuit

In client mode, because the power switch is OFF, BUS must be 5 V so that the device can work normally (usually powered by an external downstream USB port). If the BUS voltage is low, the communication may not work properly.

8.4.3 High-Bandwidth Data-Line Switch

The DP and DM data lines pass through the device. A wide-bandwidth signal switch allows data to pass through the device without corrupting signal integrity. The data-line switches are turned on in any of the operating modes. The EN input must be at logic high for the data-line switches to be enabled.

备注

- While in client and normal mode, the data switches are ON.
- The data switches are only for the USB-2.0 differential pair. In the case of a USB-3.0 host, the super-speed differential pairs must be routed directly to the USB connector without passing through the TPD3S713-Q1 device.
- Data switches are OFF during BUS (V_{BUS}) discharge.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The TPD3S713-Q1 device is a USB power switch with cable compensation and short-to-battery protection for V_{BUS} , DP, and DM. The device is typically used for automotive USB port protection. The following design procedure can be used to select components for the TPD3S713-Q1 device. This section presents a simplified discussion of how to choose external components for V_{BUS} , DP, and DM short-to-battery protection.

9.2 Typical Application

For an automotive USB charging port, the V_{BUS} , DP, and DM pins are exposed and require a protection device. The protection required includes V_{BUS} overcurrent, DP and DM ESD protection, and short-to-battery protection. This charging-port device protects the upstream dc-dc converter (bus line) and automotive SOC or hub chips (DP and DM data lines). 89-1 shows an application schematic of this circuit with short-to-battery protection.




图 9-1. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the following as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE				
Battery voltage, V _(BAT)	18 V				
Short-circuit cable	0.5 m				

9.2.2 Detailed Design Procedure

To begin the design process, the designer must know the following:

- The battery voltage.
- The short-circuit cable length.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



- The maximum continuous output current for the USB port. The minimum current-limit setting of TPD3S713-Q1 device must be higher than this current.
- The maximum output current of the upstream dc-dc converter. The maximum current-limit setting of TPD3S713-Q1 device must be lower than this current.
- For cable compensation, the total resistance including power switch r_{DS(on)}, cable resistance, and connector contact resistance must be specified.

9.2.2.1 Input Capacitance

Consider the following application situations when choosing the input capacitors.

For all applications, TI recommends a 0.1-µF or greater ceramic bypass capacitor between IN and GND, placed as close as possible to the device for local noise decoupling.

During output short or hot plug-in of a capacitive load, high current flows through the TPD3S713-Q1 device back to the upstream dc-dc converter until the TPD3S713-Q1 device responds (after $t_{(IOS)}$). During this response time, the TPD3S713-Q1 input capacitance and the dc-dc converter output capacitance source current to keep V_{IN} above the UVLO of the TPD3S713-Q1 device and any shared circuits. Size the input capacitance for the expected transient conditions and keep the path between the TPD3S713-Q1 device and the dc-dc converter short to help minimize voltage drops.

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power-bus inductance and input capacitance when the IN pin is in the high-impedance state (before turnon). Theoretically, the peak voltage is 2 times the applied voltage. The second cause is due to the abrupt reduction of output short-circuit current when the TPD3S713-Q1 device turns off and energy stored in the input inductance drives the input voltage high. Applications with large input inductance (for example, a connection between the evaluation board and the bench power supply through long cables) may require large input capacitance to prevent the voltage overshoot from exceeding the absolute-maximum voltage of the device.

During the short-to-battery (EN = HIGH) condition, the input voltage follows the output voltage until OVP protection is triggered ($t_{(OV_BUS)}$). After the TPD3S713-Q1 device responds and turns off the power switch, the stored energy in the input inductance can cause ringing.

Based on the three situations described, TI recommends 10-µF and 0.1-µF low-ESR ceramic capacitors, placed close to the input.

9.2.2.2 Output Capacitance

Submit Document Feedback

Consider the following application situations when choosing the output capacitors.

After an output short occurs, the TPD3S713-Q1 device abruptly reduces the BUS current, and the energy stored in the output power-bus inductance causes voltage undershoot and potentially reverse voltage as it discharges.

Applications with large output inductance (such as from a cable) benefit from the use of a high-value output capacitor to control the voltage undershoot.

For USB port applications, because the V_{BUS} pin is exposed to IEC61000-4-2 level-4 ESD, use a low-ESR capacitance to protect BUS.

The TPD3S713-Q1 device is capable of handling up to 18-V battery voltage. When V_{BUS} is shorted to the battery, the LCR tank circuit formed can induce ringing. The peak voltage seen on the BUS pin depends on the short-circuit cable length. The parasitic inductance and resistance varies with length, causing the damping factor and peak voltage to differ. Longer cables with larger resistance reduce the peak current and peak voltage. Consider high-voltage derating for the ceramic capacitor, because the peak voltage can be higher than twice the battery voltage.

Based on the three situations described, TI recommends a $10-\mu F$, 35-V, X7R, 1210 low-ESR ceramic capacitor placed close to BUS. If the battery voltage is $16\ V$ and a 16-V transient voltage suppressor (TVS) is used, then the capacitor voltage can be reduced to $25\ V$. Considering temperature variation, placing an additional 35-V aluminum electrolytic capacitor can lower the peak voltage and make the system more robust.

Product Folder Links: TPD3S713-Q1

9.2.2.3 BIAS Capacitance

The capacitance on the BIAS pin helps the IEC ESD performance on the DM_IN and DP_IN pins.

When a short-to-battery on DP_IN, DM_IN, BUS, or both occurs, high voltage can be seen on the BIAS pin. Place a $2.2-\mu F$, 50-V, X7R, 0805, low-ESR ceramic capacitor close to the BIAS pin. The whole current path from BIAS to GND must be as short as possible. Additionally, use a $5.1-k\Omega$ discharge resistor from BIAS to BUS.

9.2.2.4 Output and BIAS TVS


The TPD3S713-Q1 device can withstand high transient voltages up to 18 V. In real application, the ringing can exceed 18 V due to LCR tank ringing, but to make BUS, DP_IN, and DM_IN robust, place one TVS close to the BUS pin, and another TVS close to the BIAS pin. When choosing the TVS, the reverse standoff voltage V_R depends on the battery voltage (16 V or 18 V). Considering the peak pulse power capability, TI recommends a 400-W device such as an SMAJ16 for a 16-V battery or an SMAJ18 for an 18-V battery.


Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



9.2.3 Application Curves





10 Power Supply Recommendations

The TPD3S713-Q1 device is designed for a supply voltage range of 4.5 V \leq V_{IN} \leq 5.5 V, with its power switch used for protecting the upstream power supply when a fault such as overcurrent or short to ground occurs on the USB port. Therefore, the power supply must be rated higher than the current-limit setting to avoid voltage drops during overcurrent or short-circuit conditions.

11 Layout

11.1 Layout Guidelines

Layout best practices for the TPD3S713-Q1 device are listed as follows:

- · Considerations for input and output power traces:
 - Make the power traces as short as possible.
 - Make the power traces as wide as possible.
- · Considerations for input-capacitor traces:
 - For all applications, TI recommends 10-μF and 0.1-μF low-ESR ceramic capacitors, placed close to the IN pin.
- The resistors attached to the ILIM_HI and ILIM_LO pins of the device have several requirements:
 - TI recommends to use 1% low-temperature-coefficient resistors.
 - The trace routing between these two pins and GND must be as short as possible to reduce parasitic
 effects on current limit. These traces must not have any coupling to switching signals on the board.



- Locate all TPD3S713-Q1 pullup resistors for open-drain outputs close to their connection pin. Pullup resistors must be 100 k Ω .
 - If a particular open-drain output is not used or needed in the system, tie it to GND.
- ESD considerations:
 - The TPD3S713-Q1 device has built-in ESD protection for DP_IN and DM_IN. Keep trace lengths minimal from the USB connector to the DP_IN and DM_IN pins on the TPD3S713-Q1 device, and use minimal vias along the traces.
 - The capacitor on BIAS helps to improve the IEC ESD performance. A 2.2-μF capacitor must be placed close to BIAS, and the current path from BIAS to GND across this capacitor must be as short as possible. Do not use vias along the connection traces.
 - A 10-µF output capacitor must be placed close to the BUS pin and TVS.
 - See the ESD Protection Layout Guide for additional information.
- TVS Considerations (BUS, DP_IN and DM_IN exceed 18 V):
 - For BUS, a TVS like SMAJ18 must be placed near the BUS pin.
 - For BIAS, a TVS like SMAJ18 must be placed close to the BIAS pin, but behind the 2.2-µF capacitor.
 - The whole path from BUS to GND or BIAS to GND across the TVS must be as short as possible.
- DP IN, DM IN, DP OUT, and DM OUT routing considerations
 - Route these traces as microstrips with nominal differential impedance of 90 $\,\Omega$.
 - Minimize the use of vias on the high-speed data lines.
 - Keep the reference GND plane devoid from cuts or splits above the differential pairs to prevent impedance discontinuities.
 - For more USB 2.0 high-speed D+ and D differential routing information, see the *High Speed USB Platform Design Guideline* from Intel.
- Thermal Considerations:
 - When properly mounted, the thermal-pad package provides significantly greater cooling ability than an ordinary package. To operate at rated power, the thermal pad must be soldered to the board GND plane directly under the device. The thermal pad is at GND potential and can be connected using multiple vias to inner-layer GND. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking in higher-current applications. See the *PowerPad™ Thermally Enhanced Package application report*) and (*PowerPAD™ Made Easy application brief*) for more information on using this thermal pad package.

Product Folder Links: TPD3S713-Q1



11.2 Layout Example




图 11-1. TPD3S713-Q1 Layout Diagram



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- High Speed USB Platform Design Guidelines Intel
- Texas Instruments, ESD Protection Layout Guide application note
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application note
- Texas Instruments, *PowerPAD*[™] *Made Easy* application brief

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击订阅更新进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的《使用条款》。

12.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: TPD3S713-Q1



PACKAGE OPTION ADDENDUM

11-Mar-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPD3S713QRVCRQ1	ACTIVE	WQFN	RVC	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	3S713Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD3S713QRVCRQ1	WQFN	RVC	20	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPD3S713QRVCRQ1	WQFN	RVC	20	3000	367.0	367.0	35.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209819/B





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司