Welcome to Beijing Dorgean Electronic Technology Co., LTD

| EN

current position:home page>Products>Logic & voltage translation>Flip-flops, latches & registers>D-type latches>
  • Stock:2000
  • Package:SSOP-20
  • Delivery:2周内
  • Lot:3年内
  • Views:58

  • Set NumPrice
  • 1+1
  • 100+100
  • 250+250
  • 1000+1000

SN74LV573ADBR
Octal Transparent D-Type Latches With 3-State Outputs

In supply

Brand: TI

Model: SN74LV573ADBR

Anticipation Inventory: Octal Transparent D-Type Latches With 3-State Outputs

Description:

Octal Transparent D-Type Latches With 3-State Outputs

description of products:

The ’LV573A devices are octal transparent D-type latches designed for 2-V to 5.5-V VCC operation.

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE\ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

product feature:

  • 2-V to 5.5-V VCC Operation
  • Max tpd of 8 ns at 5 V
  • Typical VOLP (Output Ground Bounce)
       <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
       >2.3 V at VCC = 3.3 V, TA = 25°C
  • Supports Mixed-Mode Voltage Operation on All Ports
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 250 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

通道数量8

技术系列LV-A

供电电压(Min)(V)2

供电电压(Max)(V)5.5

输入类型StandardCMOS

输出类型3-State

Clockfrequency(Max)(频率)70

有效输入电压(Max)(毫安)16

IOH(Max)(毫安)-16

供应电流(Max)(µA)20

特性Balancedoutputs,Highspeed(tpd10-50ns),Over-电压tolerantinputs,Partialpowerdown(Ioff),Flow-throughpinout

Related Recommendation

●  Contact Method

Address:Room 525, Floor 5, No.7, Yard 16, Yingying Street, Shunyi District, Beijing

Tel:0l0-5286777O

Fax:010-8235lO27-808

E-mail:sales@dorgean.com

Beijing Dorgean Electronic Technology Co., LTD Beijing Dorgean Electronic Technology Co., LTD

Wechat Customer Service

Customer Service QQ

24-hour Hotline:

0I0-52867770
0I0-52867771
I3811111452
I7896005796

Technical Support

0I0-52867774
I7896005796
info@dorgean.com

Instrumentation Website

If you need to consult our instrument products, please scan the QR code below or click to jump: